Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

COM20019IP Arkusz danych(PDF) 77 Page - SMSC Corporation

Numer części COM20019IP
Szczegółowy opis  Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  SMSC [SMSC Corporation]
Strona internetowa  http://www.smsc.com
Logo SMSC - SMSC Corporation

COM20019IP Arkusz danych(HTML) 77 Page - SMSC Corporation

Back Button COM20019IP Datasheet HTML 73Page - SMSC Corporation COM20019IP Datasheet HTML 74Page - SMSC Corporation COM20019IP Datasheet HTML 75Page - SMSC Corporation COM20019IP Datasheet HTML 76Page - SMSC Corporation COM20019IP Datasheet HTML 77Page - SMSC Corporation COM20019IP Datasheet HTML 78Page - SMSC Corporation COM20019IP Datasheet HTML 79Page - SMSC Corporation COM20019IP Datasheet HTML 80Page - SMSC Corporation COM20019IP Datasheet HTML 81Page - SMSC Corporation  
Zoom Inzoom in Zoom Outzoom out
 77 / 81 page
background image
77
DISCONTINUED DATASHEET
outside the CPU. It's not synchronized between
the CPU and COM20019. Thus, changing the
CKP3-1 timing does not synchronize with the
internal clocks of Pre-Scalar, and changing
CKP3-1 may cause spike noise to appear on the
output clock line.
Setting the EF bit will include flip-flops inserted
between the Configuration register and Pre-
Scalar for synchronizing the CKP3-1 with Pre-
Scalar’s internal clocks.
C)
Shorten The Write Interval Time To The
Command Register
The COM20019 limits the write interval time for
continuous writing to the Command register. The
minimum interval time is changed by the Data
Rate. It's 800 nS at the 312.5 Kbps and 1.6
μS at
the 156.25 Kbps. This 1.6
μS is very long for
CPU.
Setting the EF bit will change the clock source
from OSCK clock (8 times frequency of data
rate) to XTAL clock which is not changed by the
data rate, such that the minimum interval time
becomes 100 nS.
D)
Eliminate The Write Prohibition Period For
The Enable Tx/Rx Commands
The COM20019 has a write prohibition period for
writing the Enable Transmit/Receive Commands.
This period is started by the TA or RI bit (Status
Reg.) returning to High. This prohibition period is
caused by setting the TA/RI bit with a pulse
signal. It is 3.2
μS at 156.25 Kbps. This period
may
be
a
problem
when
using
interrupt
processing. The interrupt occurrs when the RI bit
returns to High. The CPU writes the next Enable
Receive
Command
to
the
other
page
immediately. In this case, the interval time
between the interrupt and writing Command is
shorter than 3.2
μS.
Setting the EF bit will cause the TA/RI bit to
return to High upon release of the pulse signal
for setting the TA/RI bit, instead of at the start of
the pulse. This is illustrated in figure 23 on the
following page.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com