PCM4222_07 datasheet(21/40 Pages) BURR-BROWN

21 / 40 page

www.ti.com

PCM4222

SBAS399A – OCTOBER 2006 – REVISED MARCH 2007

Table 3. PCM Audio Data Format Selection

FMT1 (pin 43)

FMT0 (pin 44)

AUDIO DATA FORMAT

Left-Justified

I2S

TDM

TDM with data delayed one BCK cycle from LRCK rising edge

The LRCK clock rate should always be operated at the desired output sampling rate, or fS. In Slave mode, the

LRCK clock is an input, with the rate set by an external audio bus master (that is, a clock generator, digital

signal processor, etc.). In Master mode, the LRCK clock is an output, derived from the master clock input using

on-chip clock dividers (as is the BCK clock). The clock divider is configured using the FS0 and FS1 pins, which

are discussed in the PCM Output and Sampling Modes section of this datasheet.

For the I2S and Left-Justified data formats, the BCK clock output rate is fixed in Master mode, with the Normal

mode being 128fS and the Double and Quad Speed modes being 64fS. In Slave Mode, a BCK clock input rate of

64fS or 128fS is recommended for Normal mode, while 64fS is recommended for Double and Quad Rate modes.

For the TDM data formats, the BCK rate depends upon the sampling mode for either Slave or Master operation.

For Normal sampling, the BCK must be 256fS. Double Speed mode requires 128fS, while Quad Speed mode

requires 64fS. This requirement limits the maximum number of channels carried by the TDM formats to eight for

Normal mode, four for Double Rate mode, and two for Quad Rate mode.

When using the TDM formats, the sub-frame assignment for the device must be selected using the SUB0 and

SUB1 inputs (pins 26 and 25, respectively). Table 4 summarizes the sub-frame selection options. A sub-frame

contains two 32-bit time slots, with each time slot carrying 24-bits of audio data corresponding to either the left

or right channel of the PCM4222. Refer to Figure 43 through Figure 45 for TDM interfacing connections and

sub-frame formatting details. For the TDM format with one BCK delay, the serial data output is delayed by one

BCK period after the rising edge of the LRCK clock.

Table 4. TDM Sub-frame Assignment

SUB1 (pin 25)

SUB0 (pin 26)

SUB-FRAME ASSIGNMENT

Sub-frame 0

Sub-frame 1

Sub-frame 2

Sub-frame 3

When using TDM formats with Double Speed sampling, it is recommended that the SUB1 pin be forced low.

When using TDM formats with Quad Speed sampling, it is recommended that both the SUB0 and SUB1 pins be

forced low.

For all serial port modes and data formats, when driving capacitive loads greater than 30pF with the data and

clock outputs, it is recommended that external buffers be utilized to ensure data and clock integrity at the

receiving device(s).

For specifications regarding audio serial port operation, the reader is referred to the Electrical Characteristics:

Audio Interface Timing table, as well as Figure 1 and Figure 2 in this datasheet.

Submit Documentation Feedback

PCM4222 Arkusz danych(PDF) 21 Page - Burr-Brown (TI)

PCM4222 Arkusz danych(HTML) 21 Page - Burr-Brown (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Arkusz danych Pobierz

Link URL