PCD3310AP datasheet(9/28 Pages) PHILIPS

9 / 28 page

1996 Nov 21

Philips Semiconductors

Product speciﬁcation

Pulse and DTMF diallers with redial

PCD3310; PCD3310A

7.6

Flash duration control (FLD)

Flash (or register recall) is activated by the FL key and can

be used in DTMF and pulse dialling modes.

The FL key has the same effect as placing the telephone

‘on-hook’ for a calibrated time. Pressing the FL key will

produce a timed line-break of 100 ms (min.) at the DP/FLO

output. During the conversation mode pressing FL also

acts as a chip enable. The flash pulse duration (tFL) is

calibrated and can be prolonged with an external resistor

and capacitor connected to the FLD input/output (see

Fig.5). The flash pulse resets the Read Address Counter

(RAC) to the address of the first entered digit of the last

number dialled. Subsequent redial is possible (see Fig.9).

The counter of the reset delay time is held for a period of

tFL.

7.7

TONE output (DTMF mode)

The single and dual tones which are provided at the TONE

output are filtered by an on-chip switched capacitor filter,

followed by an on-chip active RC low-pass filter. Hence,

the total harmonic distortion of the DTMF tones meets the

CEPT recommendations. The tone output has the

following states:

• tone OFF; 3-state

• tone ON; the associated frequencies are superimposed

on a DC level of 1

⁄2VDD.

When the DTMF mode is selected output tones are timed

in manual dialling with a minimum duration of bursts and

pauses, and in redial with a calibrated timing. Single tones

may be generated for test purposes (CE = HIGH). Each

row and column has one corresponding frequency.

High group frequencies are generated by connecting the

column to VSS and LOW group frequencies are generated

by forcing the row to VDD. The single tone frequency will be

transmitted during activation time, but it is neither

calibrated nor stored.

An on-chip reference voltage provides output tone levels

independent of the supply voltage. Table 3 shows the

frequency tolerance of the output tones for DTMF

signalling.

Fig.5 Flash pulse duration setting.

(a) Flash duration control circuit.

(b) Flash pulse timing. tFLRC ≈ R × C.

ndbook, full pagewidth

MGE492

tFL

tFLRC

(a)

(b)

FLD

FLO

PCD3310AP Arkusz danych(PDF) 9 Page - NXP Semiconductors

PCD3310AP Arkusz danych(HTML) 9 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Arkusz danych Pobierz

Link URL