PCF8574P datasheet(6/24 Pages) PHILIPS

6 / 24 page

1997 Apr 02

Philips Semiconductors

Product speciﬁcation

Remote 8-bit I/O expander for I2C-bus

PCF8574

CHARACTERISTICS OF THE I2C-BUS

The I2C-bus is for 2-way, 2-line communication between

different ICs or modules. The two lines are a serial data

line (SDA) and a serial clock line (SCL). Both lines must be

connected to a positive supply via a pull-up resistor when

connected to the output stages of a device. Data transfer

may be initiated only when the bus is not busy.

6.1

Bit transfer

One data bit is transferred during each clock pulse. The

data on the SDA line must remain stable during the HIGH

period of the clock pulse as changes in the data line at this

time will be interpreted as control signals (see Fig.4).

6.2

Start and stop conditions

Both data and clock lines remain HIGH when the bus is not

busy. A HIGH-to-LOW transition of the data line, while the

clock is HIGH is defined as the start condition (S).

A LOW-to-HIGH transition of the data line while the clock

is HIGH is defined as the stop condition (P) (see Fig.5).

6.3

System conﬁguration

A device generating a message is a ‘transmitter’, a device

receiving is the ‘receiver’. The device that controls the

message is the ‘master’ and the devices which are

controlled by the master are the ‘slaves’ (see Fig.6).

Fig.4 Bit transfer.

MBC621

data line

stable;

data valid

change

of data

allowed

SDA

SCL

Fig.5 Definition of start and stop conditions.

MBC622

SDA

SCL

STOP condition

SDA

SCL

START condition

Fig.6 System configuration.

MBA605

MASTER

TRANSMITTER /

RECEIVER

SLAVE

RECEIVER

SLAVE

TRANSMITTER /

RECEIVER

MASTER

TRANSMITTER

MASTER

TRANSMITTER /

RECEIVER

SDA

SCL

PCF8574P Arkusz danych(PDF) 6 Page - NXP Semiconductors

PCF8574P Arkusz danych(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Arkusz danych Pobierz

Link URL