C8051F340 datasheet(21/288 Pages) SILABS

21 / 288 page

Analog Peripherals

10-bit

200ksps

ADC

Temp

Sensor

2 Comparators

VREF

VDD

CP0

VDD

CP1

VREF

Debug / Programming

Hardware

Port 0

Drivers

P0.0

AIN0 - AIN19

Port I/O Configuration

Digital Peripherals

Priority

Crossbar

Decoder

Crossbar Control

Power-On

Reset

Power

Net

UART0

Timers 0, 1,

2, 3

PCA/WDT

SMBus

UART1

SPI

P0.1

P0.2

P0.3

P0.4

P0.5

P0.6/XTAL1

P0.7/XTAL2

Port 1

Drivers

Port 2

Drivers

Port 3

Drivers

Port 4

Drivers

P1.0

P1.1

P1.2

P1.3

P1.4/CNVSTR

P1.5/VREF

P1.6

P1.7

P2.0

P2.1

P2.2

P2.3

P2.4

P2.5

P2.6

P2.7

P3.0

P3.1

P3.2

P3.3

P3.4

P3.5

P3.6

P3.7

P4.0

P4.1

P4.2

P4.3

P4.4

P4.5

P4.6

P4.7

Supply

Monitor

System Clock Setup

External

Oscillator

Internal

Oscillator

XTAL1

XTAL2

Low Freq.

Oscillator

Clock

Multiplier

Clock

Recovery

USB Peripheral

Controller

1k Byte

RAM

Full / Low

Speed

Transceiver

External Memory

Interface

Control

Address

Data

P2 / P3

SFR

Bus

Voltage

Regulator

D+

D-

VBUS

VDD

VREG

GND

C2CK/RST

Reset

C2D

CIP-51 8051

Controller Core

64/32k Byte ISP FLASH

Program Memory

256 Byte RAM

4/2k Byte XRAM

Rev. 1.0

C8051F340/1/2/3/4/5/6/7

Figure 1.1. C8051F340/1/4/5 Block Diagram

C8051F340 Arkusz danych(PDF) 21 Page - Silicon Laboratories

C8051F340 Arkusz danych(HTML) 21 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL