Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

TCS34727FN Arkusz danych(PDF) 18 Page - OSRAM GmbH

Numer części TCS34727FN
Szczegółowy opis  Color Light-to-Digital Converter with IR Filter
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  OSRAM [OSRAM GmbH]
Strona internetowa  http://www.osram.com
Logo OSRAM - OSRAM GmbH

TCS34727FN Arkusz danych(HTML) 18 Page - OSRAM GmbH

Back Button TCS34727FN Datasheet HTML 14Page - OSRAM GmbH TCS34727FN Datasheet HTML 15Page - OSRAM GmbH TCS34727FN Datasheet HTML 16Page - OSRAM GmbH TCS34727FN Datasheet HTML 17Page - OSRAM GmbH TCS34727FN Datasheet HTML 18Page - OSRAM GmbH TCS34727FN Datasheet HTML 19Page - OSRAM GmbH TCS34727FN Datasheet HTML 20Page - OSRAM GmbH TCS34727FN Datasheet HTML 21Page - OSRAM GmbH TCS34727FN Datasheet HTML 22Page - OSRAM GmbH Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 41 page
background image
ams Datasheet
Page 17
[v1-04] 2020-Apr-10
Document Feedback
TCS3472 − Principles of Operation
System Timing
The system state machine shown in Figure 17 provides an
overview of the states and state transitions that provide system
control of the device. This section highlights the programmable
features, which affect the state machine cycle time, and
provides details to determine system level timing.
When the power management feature is enabled (WEN), the
state machine will transition to the Wait state. The wait time is
determined by WLONG, which extends normal operation by
12× when asserted, and WTIME. The formula to determine the
wait time is given in the box associated with the Wait state in
Figure 20.
When the RGBC feature is enabled (AEN), the state machine will
transition through the RGBC Init and RGBC ADC states. The
RGBC Init state takes 2.4 ms, while the RGBC ADC time is
dependent on the integration time (ATIME). The formula to
determine RGBC ADC time is given in the associated box in
Figure 20. If an interrupt is generated as a result of the RGBC
cycle, it will be asserted at the end of the RGBC ADC.
Figure 20:
Detailed State Diagram
Notes:
1. There is a 2.4 ms warm-up delay if PON is enabled. If PON is not enabled, the device will return to the Sleep state as shown.
2. PON, WEN, and AEN are fields in the Enable register (0x00).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com