56F8356 datasheet(21/176 Pages) FREESCALE

21 / 176 page

Signal Pins

56F8356 Technical Data, Rev. 13

Freescale Semiconductor

Preliminary

(GPIOA0)

Output

Schmitt

Input/

Output

In reset,

output is

disabled,

pull-up is

enabled

Address Bus— A8 - A15 specify eight of the address lines for

external program or data memory accesses.

Depending upon the state of the DRV bit in the EMI bus control

the external bus is inactive.

Most designs will want to change the DRV state to DRV = 1 instead of

using the default setting.

Port A GPIO — These eight GPIO pins can be individually

programmed as input or output pins.

After reset, the default state is Address Bus.

To deactivate the internal pull-up resistor, clear the appropriate

GPIO bit in the GPIOA_PUR register.

Example: GPIOA0, clear bit 0 in the GPIOA_PUR register.

(GPIOA1)

A10

(GPIOA2)

A11

(GPIOA3)

A12

(GPIOA4)

A13

(GPIOA5)

A14

(GPIOA6)

A15

(GPIOA7)

Table 2-2 Signal and Package Information for the 144-Pin LQFP (Continued)

Signal Name

Pin No.

Type

State

During

Reset

Signal Description

56F8356 Arkusz danych(PDF) 21 Page - Freescale Semiconductor, Inc

56F8356 Arkusz danych(HTML) 21 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL