| Zakładka z wyszukiwarką danych komponentów |
|
56F8367 Arkusz danych(PDF) 19 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
56F8367 Arkusz danych(HTML) 19 Page - Freescale Semiconductor, Inc |
|
19 / 184 page ![]() Signal Pins 56F8367 Technical Data, Rev. 8 Freescale Semiconductor 19 Preliminary VSS 27 J4 Supply VSS — These pins provide ground for chip logic and I/O drivers. VSS 41 K11 VSS 74 G11 VSS 80 E7 VSS 125 J11 VSS 160 E6 VSSA_ADC 115 D12 Supply ADC Analog Ground — This pin supplies an analog ground to the ADC modules. OCR_DIS 91 K14 Input Input On-Chip Regulator Disable — Tie this pin to VSS to enable the on-chip regulator Tie this pin to VDD to disable the on-chip regulator This pin is intended to be a static DC signal from power-up to shut down. Do not try to toggle this pin for power savings during operation. VCAP1* 62 K8 Supply Supply VCAP1 - 4 — When OCR_DIS is tied to VSS (regulator enabled), connect each pin to a 2.2 μF or greater bypass capacitor in order to bypass the core logic voltage regulator, required for proper chip operation. When OCR_DIS is tied to VDD (regulator disabled), these pins become VDD_CORE and should be connected to a regulated 2.5V power supply. Note: This bypass is required even if the chip is powered with an external supply. VCAP2* 144 E8 VCAP3* 95 H11 VCAP4* 15 G4 * When the on-chip regulator is disabled, these four pins become 2.5V VDD_CORE. VPP1 141 A7 Input Input VPP1 - 2 — These pins should be left unconnected as an open circuit for normal functionality. VPP2 2C2 CLKMODE 99 H12 Input Input Clock Input Mode Selection — This input determines the function of the XTAL and EXTAL pins. 1 = External clock input on XTAL is used to directly drive the input clock of the chip. The EXTAL pin should be grounded. 0 = A crystal or ceramic resonator should be connected between XTAL and EXTAL. EXTAL 94 J12 Input Input External Crystal Oscillator Input — This input can be connected to an 8MHz external crystal. Tie this pin low if XTAL is driven by an external clock source. Table 2-2 Signal and Package Information for the 160-Pin LQFP and MBGA (Continued) Signal Name Pin No. Ball No. Type State During Reset Signal Description |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |