Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

TDA8763AM/4 Arkusz danych(PDF) 8 Page - NXP Semiconductors

Numer części TDA8763AM/4
Szczegółowy opis  10-bit high-speed low-power ADC
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  PHILIPS [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8763AM/4 Arkusz danych(HTML) 8 Page - NXP Semiconductors

Back Button TDA8763AM/4 Datasheet HTML 4Page - NXP Semiconductors TDA8763AM/4 Datasheet HTML 5Page - NXP Semiconductors TDA8763AM/4 Datasheet HTML 6Page - NXP Semiconductors TDA8763AM/4 Datasheet HTML 7Page - NXP Semiconductors TDA8763AM/4 Datasheet HTML 8Page - NXP Semiconductors TDA8763AM/4 Datasheet HTML 9Page - NXP Semiconductors TDA8763AM/4 Datasheet HTML 10Page - NXP Semiconductors TDA8763AM/4 Datasheet HTML 11Page - NXP Semiconductors TDA8763AM/4 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 24 page
background image
1999 Jan 06
8
Philips Semiconductors
Product specification
10-bit high-speed low-power ADC
TDA8763A
Rlad
resistor ladder
245
−Ω
TCRlad
temperature coefficient of the
resistor ladder
1860
ppm
456
m
Ω/K
Voffset(B)
offset voltage BOTTOM
VRT − VRB = 2.37 V; note 2 −
175
mV
Voffset(T)
offset voltage TOP
VRT − VRB = 2.37 V; note 2 −
175
mV
Vi(p-p)
analog input voltage
(peak-to-peak value)
note 3
1.70
2.02
2.55
V
Outputs
DIGITAL OUTPUTS D9 TO D0 AND IR (REFERENCED TO OGND)
VOL
LOW-level output voltage
IOL = 1 mA
0
0.5
V
VOH
HIGH-level output voltage
IOH = −1mA
VCCO − 0.5 −
VCCO
V
IOZ
output current in 3-state mode
0.5 V < Vo <VCCO
−20
+20
µA
Switching characteristics
CLOCK INPUT CLK; see Fig.4; note 1
fclk(max)
maximum clock frequency
TDA8763AM/3
30
−−
MHz
TDA8763AM/4
40
−−
MHz
TDA8763AM/5
50
−−
MHz
tCPH
clock pulse width HIGH
full effective bandwidth
8.5
−−
ns
tCPL
clock pulse width LOW
full effective bandwidth
5.5
−−
ns
Analog signal processing
LINEARITY
INL
integral non-linearity
fclk = 40 MHz; ramp input
−±0.8
±2.0
LSB
DNL
differential non-linearity
fclk = 40 MHz; ramp input
−±0.5
±0.9
LSB
Eoffset
offset error
middle code; VRB = 1.3 V;
VRT = 3.67 V
−±1
LSB
EG
gain error (from device to
device) using external
reference voltage
VRB = 1.3 V; VRT = 3.67 V;
note 4
−±0.1
%
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com