Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

CS8420-CSZ Arkusz danych(PDF) 59 Page - Cirrus Logic

Numer części CS8420-CSZ
Szczegółowy opis  DIGITAL AUDIO SAMPLE RATE CONVERTER
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  CIRRUS [Cirrus Logic]
Strona internetowa  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8420-CSZ Arkusz danych(HTML) 59 Page - Cirrus Logic

Back Button CS8420-CSZ Datasheet HTML 55Page - Cirrus Logic CS8420-CSZ Datasheet HTML 56Page - Cirrus Logic CS8420-CSZ Datasheet HTML 57Page - Cirrus Logic CS8420-CSZ Datasheet HTML 58Page - Cirrus Logic CS8420-CSZ Datasheet HTML 59Page - Cirrus Logic CS8420-CSZ Datasheet HTML 60Page - Cirrus Logic CS8420-CSZ Datasheet HTML 61Page - Cirrus Logic CS8420-CSZ Datasheet HTML 62Page - Cirrus Logic CS8420-CSZ Datasheet HTML 63Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 94 page
background image
DS245F4
59
CS8420
13.3
Hardware Mode 2 Description
(DEFAULT Data Flow, Serial Input)
Hardware Mode 2 data flow is shown in Figure 25. Audio data is input via the serial audio input port, and
rate converted. The audio data at the new rate is then output both via the serial audio output port and via
the AES3 transmitter.
The C, U, and V bits in the AES3 output stream may be set in two methods, selected by the CUVEN pin.
When CUVEN is low, mode 2A is selected, where COPY/C, ORIG/U, and EMPH/V pins allow selected
channel status data bits to be set. The COPY and ORIG pins are used to set the pro bit, the copy bit, and
the L bit, as shown in Table 9. In consumer mode, the transmitted category code shall be 0101100b, which
indicates sample rate converter. The transmitted U and V bits are zero.When the CUVEN pin is high, mode
2B is selected, where COPY/C, ORIG/U, and EMPH/V become serial bit inputs for C, U, and V data. This
data is clocked by both edges of OLRCK, and the channel status block start is indicated or determined by
TCBL. Figure 20 shows the timing requirements.
Audio serial port data formats are selected as shown in Tables 6, 7 and 10.
Start-up options are shown in Table 11, and allow choice of the serial audio output port as a master or slave
and whether TCBL is an input or an output. The serial audio input port is always a slave.
AES3
Encoder
&Tx
Serial
Audio
Output
Serial
Audio
Input
Sample
Rate
Converter
C&Ubit Data Buffer
Clocked by
Output Clock
Clocked by
Input Derived Clock
ILRCK
ISCLK
OLRCK
OSCLK
SDOUT
TXP
TXN
RMCK
LOCK
COPY/C ORIG/U EMPH/V CUVEN TCBL
DFC0
DFC1
S/AES
VD+
H/S
Output
Clock
Source
OMCK
Power supply pins (VD+, VA+, DGND, AGND) & the reset pin (RST) and the PLL filter pin (FILT)
areomittedfromthis diagram. Please refer to the Typical Connection Diagram for hook-up details.
VD+
SDIN
SFMT1 SFMT0
Figure 25. Hardware Mode 2 - Default Data Flow, Serial Audio Input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com