PCA9665D datasheet(62/91 Pages) PHILIPS

62 / 91 page

PCA9665_2

Product data sheet

Rev. 02 — 7 December 2006

62 of 91

NXP Semiconductors

PCA9665

Fm+ parallel bus to I2C-bus controller

Master PCA9665 reads data from slave transmitter.

Fig 20. Bus timing diagram; Unbuffered Master Receiver mode

n byte

ACK

SCL

SDA

INT

START

condition

7-bit address

R/W = 1

interrupt

from slave

first byte

ACK

no ACK

interrupt

STOP

condition

002aab032

from master receiver

External master receiver reads data from PCA9665.

(1) As deﬁned in I2CADR register.

Fig 21. Bus timing diagram; Unbuffered Slave Transmitter mode

n byte

ACK

SCL

SDA

INT

START

condition

7-bit address(1)

R/W = 1

interrupt

from slave PCA9665

first byte

ACK

no ACK

interrupt

STOP

condition

002aab033

from master receiver

interrupt

Slave PCA9665 is written to by external master transmitter.

(1) As deﬁned in I2CADR register.

Fig 22. Bus timing diagram; Unbuffered Slave Receiver mode

n byte

ACK

SCL

SDA

INT

START

condition

7-bit address(1)

R/W = 0

interrupt

from slave PCA9665

first byte

ACK

interrupt

STOP

condition

002aab034

interrupt

(after STOP)

PCA9665D Arkusz danych(PDF) 62 Page - NXP Semiconductors

PCA9665D Arkusz danych(HTML) 62 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Arkusz danych Pobierz

Link URL