CS42L51 datasheet(21/88 Pages) CIRRUS

21 / 88 page

DS679F1

CS42L51

14. After powering up the CS42L51, RESET should be held low after the power supplies and clocks are

settled.

15. See “Example System Clock Frequencies” on page 79 for typical MCLK frequencies.

16. See

17. “Master” on page 39

18. “MCLK” refers to the external master clock applied.

Master Mode (Note 17)

Output Sample Rate (LRCK)

All Speed Modes

(Note 17)

-Hz

LRCK Duty Cycle

SCLK Frequency

1/tP

64•Fs

SCLK Duty Cycle

LRCK Edge to SDOUT MSB Output Delay

td(MSB)

-52

SDOUT Setup Time Before SCLK Rising Edge

ts(SDO-SK)

SDOUT Hold Time After SCLK Rising Edge

th(SK-SDO)

SDIN Setup Time Before SCLK Rising Edge

ts(SD-SK)

SDIN Hold Time After SCLK Rising Edge

Parameters

Symbol

Min

Max

Units

MCLK

128

-----------------

th(SK-SDO)

ts(SD-SK)

MSB

MSB-1

LRCK

SCLK

SDOUT

SDIN

td(MSB)

ts(LK-SK)

ts(SDO-SK)

Figure 4. Serial Audio Interface Slave Mode Timing

th(SK-SDO)

ts(SD-SK)

MSB

MSB-1

LRCK

SCLK

SDOUT

SDIN

td(MSB)

ts(SDO-SK)

Figure 5. Serial Audio Interface Master Mode Timing

CS42L51 Arkusz danych(PDF) 21 Page - Cirrus Logic

CS42L51 Arkusz danych(HTML) 21 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Arkusz danych Pobierz

Link URL