Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

MU9C3640L Arkusz danych(PDF) 2 Page - MUSIC Semiconductors

Numer części MU9C3640L
Szczegółowy opis  LIST-XL Family
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  MUSIC [MUSIC Semiconductors]
Strona internetowa  http://www.alldatasheet.com/
Logo MUSIC - MUSIC Semiconductors

MU9C3640L Arkusz danych(HTML) 2 Page - MUSIC Semiconductors

  MU9C3640L Datasheet HTML 1Page - MUSIC Semiconductors MU9C3640L Datasheet HTML 2Page - MUSIC Semiconductors MU9C3640L Datasheet HTML 3Page - MUSIC Semiconductors MU9C3640L Datasheet HTML 4Page - MUSIC Semiconductors MU9C3640L Datasheet HTML 5Page - MUSIC Semiconductors MU9C3640L Datasheet HTML 6Page - MUSIC Semiconductors MU9C3640L Datasheet HTML 7Page - MUSIC Semiconductors MU9C3640L Datasheet HTML 8Page - MUSIC Semiconductors MU9C3640L Datasheet HTML 9Page - MUSIC Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 22 page
background image
LIST-XL Family
General Description
2
Rev. 3.1
GENERAL DESCRIPTION
The MUSIC LIST-XL family consists of 256 word and 512
wordby64-bitcontent-addressablememory(CAM),idealfor
time critical applications requiring intensive list processing
where space and cost are important.
Content-addressable memories, also known as associative
memories, operate in the converse way to random access
memories (RAM). In a RAM, the input to the device is an
address and the output is the data stored at that address. In a
CAM, the input is a data sample and the output is a flag to
indicate a match and the address of the matching data. As a
result, a CAM searches large databases for matching data in
ashort,constanttimeperiod,nomatterhowmanyentriesarein
the database. The ability to search data words up to 64 bits
wide allows large address spaces to be searched rapidly and
efficiently. A patented architecture links each CAM entry to
associated data and makes this data available for use after a
successful compare operation.
TheMUSICLIST-XLisaninexpensivepowerfulsolutionfor
any application having to retrieve or translate data in a fast,
timedeterministicmanner.Itiswellsuitedtohandleandspeed
up functions usually done in software, such as data caches,
branch tables, LAN address processing, data translations,
high speed data filters, and algorithms having to search,
recognize, and make decisions on data or a data subset.
OPERATIONAL OVERVIEW
To use the LIST-XL, the user loads the data into the
Comparand register, which is automatically compared to all
valid CAM locations. The device then indicates whether or
not one or more of the valid CAM locations contains data
that matches the target data. Two validity bits at each
memory location determines the status of each CAM
location. The two bits are encoded to render four validity
conditions: Valid, Skip, Empty, and Random Access, as
shown in Table 1. The memory can be partitioned into
CAM and associated RAM segments on 16-bit boundaries,
but by using one of the two available mask registers, the
CAM/RAM partitioning can be set at any arbitrary size
between zero and 64 bits.
The LIST-XL's internal data path is 64 bits wide for rapid
internal comparison and data movement. Loading data to the
Control, Comparand, and Mask registers automatically
triggers a compare. Compares may also be initiated by a
command to the device. Associated RAM data is available
immediately after a successful compare operation. The
Status register reports the results of compares including all
flags and addresses. Two Mask registers are available and can
be used in two different ways, to mask comparisons or to
mask data writes. The random access validity type (see Table
1) allows additional masks to be stored in the CAM array
where they may be retrieved rapidly.
A simple three-wire control interface and commands loaded
into the Instruction decoder control the device. A powerful
instruction set increases the control flexibility and minimizes
software overhead. These and other features make the
LIST-XL a powerful associative memory that drastically
reduces search delays.
Skip Bit
Empty Bit
Validity Type
00
Valid
00
Empty
10
Skip
11
RAM
Table 1: Validity Bits vs Validity Types
/CW
/CM
Cycle Type
LOW
LOW
Command Write Cycle
LOW
HIGH
Data Write Cycle
HIGH
LOW
Command Read Cycle
HIGH
HIGH
Data Read Cycle
Table 2: I/O Cycles
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
32-pin LQFP
(top view)
DQ4
DQ5
VCC
GND
GND
DQ6
DQ7
NC
/MM
/MF
VCC
GND
/RESET
VCC
/E
/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com