TMP93CS32F datasheet(12/180 Pages) TOSHIBA

12 / 180 page

TMP93CS32

2004-02-10

93CS32-10

3.3

Standby Function

Standby control circuits consist of (1) System clock controller, (2) Prescaler clock controller

and (3) Standby controller.

Figure 3.3.1 shows a transition figure. Figure 3.3.2 shows the block diagram.

Figure 3.3.3 shows I/O registers. Table 3.3.1 shows the internal operation and system clock.

Figure 3.3.1 Transition Figure

The clock frequency input from X1, X2 pin is called fc. The clock frequency selected by

SYSCR1<GEAR2:0> is called system clock fFPH. The devided clock of fFPH is called system clock

fSYS, and the 1 cycle of fSYS is called 1 state operating mode.

Table 3.3.1 Internal Operation and System Clock

Operating

Mode

Oscillator

CPU

Internal I/O

System Clock

fSYS

RESET

Reset

fc/32

NORMAL

Operate

RUN

Operate

IDLE2

Stop only AD

IDLE1

Oscillation

Programmable

(fc/2, fc/4, fc/8,

fc/16, fc/32)

STOP

Stop

Reset

NORMAL mode

(fc/gear value/2)

RUN mode

(Stops only CPU)

IDLE2 mode

(Stops CPU and AD)

Interrupt

IDLE1 mode

(Operates only oscillator)

Instruction

Interrupt

Instruction

Interrupt

Instruction

Release reset

Interrupt

Instruction

STOP mode

(Stops all circuits)

TMP93CS32F Arkusz danych(PDF) 12 Page - Toshiba Semiconductor

TMP93CS32F Arkusz danych(HTML) 12 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL