M25PE16-VMP6TP datasheet(10/56 Pages) STMICROELECTRONICS

10 / 56 page

SPI modes

M25PE16

10/56

SPI modes

These devices can be driven by a microcontroller with its SPI peripheral running in either of

the two following modes:

●

CPOL=0, CPHA=0

●

CPOL=1, CPHA=1

For these two modes, input data is latched in on the rising edge of Serial Clock (C), and

output data is available from the falling edge of Serial Clock (C).

The difference between the two modes, as shown in Figure 4, is the clock polarity when the

bus master is in Stand-by mode and not transferring data:

●

C remains at 0 for (CPOL=0, CPHA=0)

●

C remains at 1 for (CPOL=1, CPHA=1)

Figure 3.

Bus Master and memory devices on the SPI Bus

The Write Protect (W) and Reset (RESET) signals should be driven, High or Low as appropriate.

Figure 4 shows an example of three devices connected to an MCU, on an SPI bus. Only one

device is selected at a time, so only one device drives the Serial Data Output (Q) line at a

time, the other devices are high impedance.

The pull-up resistor R (represented in Figure 4) ensures that no device is selected if the Bus

Master leaves the S line in the high impedance state.

In applications where the Bus Master might enter a state where all inputs/outputs SPI lines

are in high impedance at the same time (for example, if the Bus Master is reset during the

transmission of an instruction), the clock line (C) must be connected to an external pull-

down resistor so that, if all inputs/outputs become high impedance, the C line is pulled Low

(while the S line is pulled High). This ensures that S and C do not become High at the same

time, and so, that the tSHCH requirement is met.

AI12836c

SPI Bus Master

SPI Memory

Device

SDO

SDI

SCK

CQD

SPI Memory

Device

CQD

SPI Memory

Device

CQD

CS3

CS2 CS1

SPI Interface with

(CPOL, CPHA) =

(0, 0) or (1, 1)

RESET

VCC

VSS

M25PE16-VMP6TP Arkusz danych(PDF) 10 Page - STMicroelectronics

M25PE16-VMP6TP Arkusz danych(HTML) 10 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Arkusz danych Pobierz

Link URL