Product Brief AS3931

Revision No. 1.1, Date: 09-2005

Page 2 of 2

Copyright © 2005 austriamicrosystems. Trademarks registered ®. All rights reserved. The material herein may not be reproduced, adapted,

merged, translated, stored, or used without the prior written consent of the copyright owner. To the best of its knowledge,

austriamicrosystems asserts that the information contained in this publication is accurate and correct.

Block Diagram AS3931

Package, Pin-out and Marking

16 pin TSSOP package

1

2

3

4

5

6

7

8

16

15

14

13

12

11

10

9

1

VCC

16

VREG

2

LF1N

15

RSSI

3

LF1P

14

SDA

4

LF2N

13

SCL

5

LF2P

12

CS

6

LF3N

11

WAKE

7

LF3P

10

XOUT

8

GND

9

XIN

xxxxxxxx = Date Code and Plant ID

Control Logic

Detector 1

Detector 2

Detector 3

RSSI

Multiplexer

Correlator 1

Correlator 3

Correlator 2

Log. Env. Amp 1

Log. Env. Amp 2

Log. Env. Amp 3

Input Pro-

tection 1

Input Pro-

tection 2

Input Pro-

tection 3

Input Att-

enuator 1

Input Att-

enuator 2

Input Att-

enuator 3

Antenna

Rotator

Data

Multiplexer

RSSI

Buffer

Regulator

Oscillator

POR

Wake

WAKE

RSSI

CS

SCL

SDA

VREG

GND

VCC

LF1P

LF1N

LF2P

LF2N

LF3P

LF3N

wake generator