LP55281TLSLASHNOPB datasheet(36/42 Pages) TI2

36 / 42 page

SCK/

SCL

IF_

SEL

VDDA

VREF

GND

IRT

VDD1

GND_

RGB2

SS/

SDA

VDD2

SI/A0

ASE1

GNDA

GND_

RGB1

IRGB

VDDI

ASE2

ALED

NRST

GND_

GND

Route sensitive FB node away

from high dv/dt nodes and keep

as short as possible.

Short wide paths on all high di/dt nodes

(SW, GND_SW, VOUT).

Keep current loops as short as possible.

COUT

CIN

TOP Layer GND plane connecting

SW_GND to COUT and CIN.

Connect to system ground using as

many vias as possible.

GND

VOUT

VDD

LP55281

SNVS458D – JUNE 2007 – REVISED OCTOBER 2016

www.ti.com

Product Folder Links: LP55281

Submit Documentation Feedback

Layout Guidelines (continued)

10.1.4 Boost Input Capacitor Placement

Close placement of the input capacitor to the IN pin and to the GND pin is critical because any series inductance

between IN and CIN+ or CIN

− and GND can create voltage spikes that could appear on the VIN supply line and

in the GND plane. Close placement of the input bypass capacitor at the input side of the inductor is also critical.

10.2 Layout Example

Figure 32. LP55281 Layout

LP55281TL/NOPB Arkusz danych(PDF) 36 Page - Texas Instruments

LP55281TL/NOPB Arkusz danych(HTML) 36 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Arkusz danych Pobierz

Link URL