Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

LAN9252/ML Arkusz danych(PDF) 82 Page - Microchip Technology

Numer części LAN9252/ML
Szczegółowy opis  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  MICROCHIP [Microchip Technology]
Strona internetowa  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9252/ML Arkusz danych(HTML) 82 Page - Microchip Technology

Back Button LAN9252/ML Datasheet HTML 78Page - Microchip Technology LAN9252/ML Datasheet HTML 79Page - Microchip Technology LAN9252/ML Datasheet HTML 80Page - Microchip Technology LAN9252/ML Datasheet HTML 81Page - Microchip Technology LAN9252/ML Datasheet HTML 82Page - Microchip Technology LAN9252/ML Datasheet HTML 83Page - Microchip Technology LAN9252/ML Datasheet HTML 84Page - Microchip Technology LAN9252/ML Datasheet HTML 85Page - Microchip Technology LAN9252/ML Datasheet HTML 86Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 329 page
background image
LAN9252
DS00001909A-page 82
 2015 Microchip Technology Inc.
9.5
Indexed Address Mode
In Indexed Address mode, access to the internal registers and memory of the device are indirectly mapped using Index
and Data registers. The desired internal address is written into the device at a particular offset. The value written is then
used as the internal address when the associate Data register address is accessed. Three Index / Data register sets
are provided allowing for multi-threaded operation without the concern of one thread corrupting the Index set by another
thread. Endianness can be configured per Index / Data pair. Another Data register is provided for access to the FIFOs.
The host address register map is given below. In 8-bit data mode, the host address input (ADDR[4:0]) is a BYTE
address. In 16-bit data mode, ADDR0 is not provided and the host address input (ADDR[4:1]) is a WORD address.
As discussed below in Section 9.5.5.1, "Index Register Bypass FIFO Access", the EtherCAT Process RAM Data FIFOs
are accessed when reading or writing at address 18h-1Bh.
TABLE 9-3:
HOST BUS INTERFACE INDEXED ADDRESS MODE REGISTER MAP
BYTE
ADDRESS
SYMBOL
REGISTER NAME
00h-03h
HBI_IDX_0
Host Bus Interface Index Register 0
04h-07h
HBI_DATA_0
Host Bus Interface Data Register 0
08h-0Bh
HBI_IDX_1
Host Bus Interface Index Register 1
0Ch-0Fh
HBI_DATA_1
Host Bus Interface Data Register 1
10h-13h
HBI_IDX_2
Host Bus Interface Index Register 2
14h-17h
HBI_DATA_2
Host Bus Interface Data Register 2
18h-1Bh
PROCESS_RAM_FIFO
Process RAM Write Data FIFO
Process RAM Read Data FIFO
1Ch-1Fh
HBI_CFG
Host Bus Interface Configuration Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com