Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

LP8550TLX-A/NOPB.A Arkusz danych(PDF) 25 Page - Texas Instruments

Numer części LP8550TLX-A/NOPB.A
Szczegółowy opis  LP8550 High-Efficiency LED Backlight Driver for Notebooks
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI2 [Texas Instruments]
Strona internetowa  https://www.ti.com
Logo TI2 - Texas Instruments

LP8550TLX-A/NOPB.A Arkusz danych(HTML) 25 Page - Texas Instruments

Back Button LP8550TLX-A/NOPB.A Datasheet HTML 21Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 22Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 23Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 24Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 25Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 26Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 27Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 28Page - Texas Instruments LP8550TLX-A/NOPB.A Datasheet HTML 29Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 49 page
background image
A/
NA
S
'0'
Slave Address
(7 bits)
Control Register Add.
(8 bits)
A
A
Data- Data
(8 bits)
P
R/W
Data transfered, byte +
Ack/NAck
Sr
Slave Address
(7 bits)
'1' A
R/W
Direction of the transfer
will change at this point
From Master to Slave
From Slave to Master
A - ACKNOWLEDGE (SDA Low)
S - START CONDITION
P - STOP CONDITION
Sr - REPEATED START CONDITION
Register Read Format
NA - ACKNOWLEDGE (SDA High)
S
'0'
Slave Address
(7 bits)
Control Register Add.
(8 bits)
A
A
A
Register Data
(8 bits)
P
R/W
From Master to Slave
From Slave to Master
A - ACKNOWLEDGE (SDA Low)
S - START CONDITION
P - STOP CONDITION
Data transfered,
byte + Ack
Register Write Format
LP8550
www.ti.com
SNVS657E – SEPTEMBER 2010 – REVISED SEPTEMBER 2014
<>Data from master [ ] Data from slave
Figure 24. Register Write
Figure 25. Register Read
8.5.2 EEPROM
EEPROM memory stores various parameters for chip control. The 64-bit EEPROM memory is organized as 8 x 8
bits. The EEPROM structure consists of a register front-end and the non-volatile memory (NVM). Register data
can be read and written through the serial interface, and data is effective immediately. To read and program
NVM, separate commands need to be sent. Erase and program voltages are generated on-chip charge pump, no
other voltages than normal input voltage are required. A complete EEPROM memory map is shown in the
EEPROM Register Map.
NOTE
EEPROM NVM can be programmed or read by customer for bench validation.
Programming for production devices should be done in TI production test, where
appropriate checks are performed to confirm EEPROM validity. Writing to EEPROM
Control register of production devices (for burning or reading EEPROM) is not
recommended. If special EEPROM configuration is required, please contact the TI Sales
Office for availability.
Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
25
Product Folder Links: LP8550



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com