L99MC6 datasheet(40/55 Pages) STMICROELECTRONICS

40 / 55 page

SPI control and status register

L99MC6

40/32

Doc ID 16523 Rev 2

9.4.3

Example 3: Open-load detection in off-state in bridge configuration

From Table 40 and Table 41 follow that the value F8h is written at RAM address 01h (control

Table 42 describe more in detail the data byte structure.

Hereafter the actions linked to each value of bit or group of bits:

●

ENCP = 1: Charge pump stays activated

●

CH5[2:0] = 111b: Channel 5 is off, open-load detection in off-state enabled

●

BRIDGE_2&5 = 1: Bridge mode for channel 2 and channel 5 activated

●

CH2[2:0] = 000b: Channel 2 is off, open-load detection in off-state disabled

From Table 43 and Table 44 follow that the value 0Ah is written at RAM address 02h

(control register 2).

Table 45 describe more in detail the data byte structure.

Table 40.

Command byte 1 - example 3

MSB

LSB

Operating code

Address

Table 41.

Data byte 1 - example 3

MSB

LSB

111

Table 42.

Data byte description 1 - example 3

ENCP

CH5

[2]

CH5

[1]

CH5

[0]

Bridge

2&5

CH2

[2]

CH2

[1]

CH2

[0]

11110

Table 43.

Command byte 2 - example 3

MSB

LSB

Operating code

Address

Table 44.

Data byte 2 - example 3

MSB

LSB

001

L99MC6 Arkusz danych(PDF) 40 Page - STMicroelectronics

L99MC6 Arkusz danych(HTML) 40 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Arkusz danych Pobierz

Link URL