L99PM60J datasheet(47/75 Pages) STMICROELECTRONICS

47 / 75 page

L99PM60J

ST SPI

Doc ID 18309 Rev 6

47/75

ST SPI

7.1

SPI communication flow

7.1.1

General description

The proposed SPI communication is based on a standard SPI interface structure using CSN

(Chip Select Not), SDI (Serial Data In), SDO (Serial Data Out/Error) and SCK (Serial Clock)

signal lines.

At device start-up the master reads the <SPI-frame-ID> register (ROM address 3EH) of the

slave device. This 8-bit register indicates the SPI frame length (16bit) and the availability of

additional features.

Each communication frame consists of an instruction byte which is followed by 1 data byte.

The data returned on SDO within the same frame always starts with the <Global Status>

(i.e. ‘In-frame-response’).

For write cycles the <Global Status> register is followed by the previous content of the

addressed register.

For read cycles the <Global Status> register is followed by the content of the addressed

7.1.2

Command byte

Each communication frame starts with a command byte. It consists of an operating code

which specifies the type of operation (<Write>, <Read>, <Read and Clear>, <Read Device

Information>) and a 6 bit address. If less than 6 address bits are required, the remaining bits

are unused but are reserved.

OCx: operating code

Ax: address

7.1.3

Operating code definition

Table 34.

Command byte

MSB

LSB

Op code

Address

OC1

OC0

Table 35.

Operating code definition

OC1

OC0

Meaning

L99PM60J Arkusz danych(PDF) 47 Page - STMicroelectronics

L99PM60J Arkusz danych(HTML) 47 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

Arkusz danych Pobierz

Link URL