Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ICS85411AMILF Arkusz danych(PDF) 8 Page - Integrated Device Technology

Numer części ICS85411AMILF
Szczegółowy opis  LOW SKEW, 1-TO-2 DIFFERENTIAL-TOLVDS FANOUT BUFFER
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  IDT [Integrated Device Technology]
Strona internetowa  http://www.idt.com
Logo IDT - Integrated Device Technology

ICS85411AMILF Arkusz danych(HTML) 8 Page - Integrated Device Technology

Back Button ICS85411AMILF Datasheet HTML 4Page - Integrated Device Technology ICS85411AMILF Datasheet HTML 5Page - Integrated Device Technology ICS85411AMILF Datasheet HTML 6Page - Integrated Device Technology ICS85411AMILF Datasheet HTML 7Page - Integrated Device Technology ICS85411AMILF Datasheet HTML 8Page - Integrated Device Technology ICS85411AMILF Datasheet HTML 9Page - Integrated Device Technology ICS85411AMILF Datasheet HTML 10Page - Integrated Device Technology ICS85411AMILF Datasheet HTML 11Page - Integrated Device Technology ICS85411AMILF Datasheet HTML 12Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 16 page
background image
IDT™ / ICS™ DIFFERENTIAL-TO-LVDS FANOUT BUFFER
8
ICS85411AMI REV. B NOVEMBER 7, 2007
ICS85411I
LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVDS FANOUT BUFFER
APPLICATION INFORMATION
Figure 1 shows how the differential input can be wired to accept
single ended levels. The reference voltage V_REF = V
DD
/2 is
generated by the bias resistors R1, R2 and C1. This bias circuit
should be located as close as possible to the input pin. The ratio
FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT
WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS
of R1 and R2 might need to be adjusted to position the V_REF in
the center of the input voltage swing. For example, if the input
clock swing is only 2.5V and V
DD
= 3.3V, V_REF should be 1.25V
and R2/R1 = 0.609.
V_REF
R1
1K
C1
0.1u
R2
1K
Single Ended Clock Input
CLK
nCLK
VDD
RECOMMENDATIONS FOR UNUSED OUTPUT PINS
OUTPUTS:
LVDS
All unused LVDS output pairs can be either left floating or
terminated with 100
Ω across. If they are left floating, there
should be no trace attached.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com