ICS44002AI01 datasheet(8/14 Pages) IDT

8 / 14 page

ICS844002I-01

FEMTOCLOCKS™ CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

IDT™ / ICS™ LVDS FREQUENCY SYNTHESIZER

ICS844002AGI-01 REV. C SEPTEMBER 28, 2007

Crystal Input Interface

The ICS844002I-01 has been characterized with 18pF parallel

resonant crystals. The capacitor values shown in Figure 2 below

were determined using a 25MHz, 18pF parallel resonant crystal

and were chosen to minimize the ppm error.

Figure 2. Crystal Input Interface

LVCMOS to XTAL Interface

The XTAL_IN input can accept a single-ended LVCMOS signal

through an AC coupling capacitor. A general interface diagram is

shown in Figure 3. The XTAL_OUT pin can be left floating. The

input edge rate can be as slow as 10ns. For LVCMOS inputs, it is

recommended that the amplitude be reduced from full swing to half

swing in order to prevent signal interference with the power rail and

to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals

the transmission line impedance. In addition, matched termination

at the crystal input will attenuate the signal in half. This can be

done in one of two ways. First, R1 and R2 in parallel should equal

the transmission line impedance. For most 50

Ω applications, R1

and R2 can be 100

Ω. This can also be accomplished by removing

R1 and making R2 50

Ω.

Figure 3. General Diagram for LVCMOS Driver to XTAL Input Interface

XTAL_IN

XTAL_OUT

18pF Parallel Crystal

22p

XTAL_IN

XTAL_OUT

Zo = Ro + Rs

Ω

0.1µf

VDD

ICS44002AI01 Arkusz danych(PDF) 8 Page - Integrated Device Technology