Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

SSM2602CPZ-R2 Arkusz danych(PDF) 6 Page - Analog Devices

Numer części SSM2602CPZ-R2
Szczegółowy opis  Low Power Audio Codec
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

SSM2602CPZ-R2 Arkusz danych(HTML) 6 Page - Analog Devices

Back Button SSM2602CPZ-R2 Datasheet HTML 2Page - Analog Devices SSM2602CPZ-R2 Datasheet HTML 3Page - Analog Devices SSM2602CPZ-R2 Datasheet HTML 4Page - Analog Devices SSM2602CPZ-R2 Datasheet HTML 5Page - Analog Devices SSM2602CPZ-R2 Datasheet HTML 6Page - Analog Devices SSM2602CPZ-R2 Datasheet HTML 7Page - Analog Devices SSM2602CPZ-R2 Datasheet HTML 8Page - Analog Devices SSM2602CPZ-R2 Datasheet HTML 9Page - Analog Devices SSM2602CPZ-R2 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 32 page
background image
SSM2602
Rev. 0 | Page 6 of 32
Table 5. Digital Audio Interface Slave Mode Timing
Limit
Parameter
tMIN
tMAX
Unit
Description
tDS
10
ns
PBDAT setup time from BCLK rising edge
tDH
10
ns
PBDAT hold time from BCLK rising edge
tLRSU
10
ns
RECLRC/PBLRC setup time to BCLK rising edge
tLRH
10
ns
RECLRC/PBLRC hold time to BCLK rising edge
tDD
30
ns
RECDAT propagation delay from BCLK falling edge (external
load of 70 pF)
tBCH
25
ns
BCLK pulse width high
tBCL
25
ns
BCLK pulse width low
tBCY
50
ns
BCLK cycle time
BCLK
PBLRC/
RECLRC
PBDAT
RECDAT
tBCL
tDS
tLRSU
tLRH
tBCH
tBCY
tDD
tDH
Figure 4. Digital Audio Interface Slave Mode Timing
Table 6. Digital Audio Interface Master Mode Timing
Limit
Parameter
tMIN
tMAX
Unit
Description
tDST
30
ns
PBDAT setup time to BCLK rising edge
tDHT
10
ns
PBDAT hold time to BCLK rising edge
tDL
10
ns
RECLRC/PBLRC propagation delay from BCLK falling edge
tDDA
10
ns
RECDAT propagation delay from BCLK falling edge
tBCLKR
10
ns
BCLK rising time (10 pF load)
tBCLKF
10
ns
BCLK falling time (10 pF load)
tBCLKDS
45:55:00
55:45:00
BCLK duty cycle (normal and USB mode)
BCLK
PBLRC/
RECLRC
PBDAT
RECDAT
tDDA
tDST
tDHT
tDL
Figure 5. Digital Audio Interface Master Mode Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com