Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

L6238 Arkusz danych(PDF) 3 Page - STMicroelectronics

Numer części L6238
Szczegółowy opis  SENSORLESS SPINDLE MOTOR CONTROLLER
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6238 Arkusz danych(HTML) 3 Page - STMicroelectronics

  L6238 Datasheet HTML 1Page - STMicroelectronics L6238 Datasheet HTML 2Page - STMicroelectronics L6238 Datasheet HTML 3Page - STMicroelectronics L6238 Datasheet HTML 4Page - STMicroelectronics L6238 Datasheet HTML 5Page - STMicroelectronics L6238 Datasheet HTML 6Page - STMicroelectronics L6238 Datasheet HTML 7Page - STMicroelectronics L6238 Datasheet HTML 8Page - STMicroelectronics L6238 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 35 page
background image
GENERAL DESCRIPTION
The L6238 is an integrated circuit that will be
used to commutate and speed control a 3-Phase,
8-pole, brushless, DC motor. The primary applica-
tion is for disk drive spindle motors. This I.C. has
the following features:
No Motor Hall Effect Sensors are required for
commutation or speed control. Timing informa-
tion is determined from the Bemf voltage of the
undriven motor terminal.
On-board Speed Control via a Phase Locked
Loop that accepts a once-per-rev reference
frequency and locks the motor to that fre-
quency. The L6238 can accomodate a wide
range of speeds.
The L6238 achieves Spindle Synchronization
by locking to a once-per-rev reference that is
common to multiple drives. The L6238 has a
multiplexer that enhances the versatility of the
controller. This first multiplexer selects either
internal feedback, (generated by the Bemf of
the motor), or external feedback (embedded
index).
An External P-Channel FET can be connected
to the FET can be connected to the FET
Bridge for Higher Power Applications.
In this configuration, the internal DMOS drivers
are sequenced in full conduction state and the
external PFET is the linear control element. An
internal inverting buffer from the output of the
OTA controls the conduction of the EXT PFET.
An internal Virtual Center Tap is used if the
motor center tap is not connected.
The motor Current Limit can be set by an ex-
ternal resistor divider.
A Serial Port is included so that I/O can be
done with a minimum of pins. Key control and
status lines are also bonded out to achieve a
Minimum Configuration without using the Serial
Port.
Programmable
Functions
include
Phase
Switch Timing Optimization for motor effi-
ciency, Speed Lock Threshold, Auto-Start or
mP Supervised Spinup, and output current lim-
iting gain.
Energy Recovery Mode for Head Retraction,
followed by Dynamic Braking Mode.
Logic signals are CMOS Compatible.
Stuck Rotor and Backward Rotation detection.
Automatic Thermal Shutdown with early warn-
ing bit available in the status register
PIN FUNCTIONS
N.
Name
I/O
Function
1
OUTPUT B
I/O
DMOS Half Bridge Output and Input B for Bemf sensing.
2
SPIN SENSE
O
Toggless at each Zero Crossing of the Bemf.
3
BRAKE DELAY
I
Energy Recovery time constant, defined by external R-C to ground.
4Rsense
O
Outputs A+B connections for the Motor Current Sense Resistor to ground
5
CHARGE PUMP 2
I
Negative Terminal of Pump Capacitor.
6, 7,
17, 29,
39, 40
GROUND
I
Ground terminals.
8
CHARGE PUMP 1
I
Positive terminal of Pump Capacitor.
9
CHARGE PUMP 3
I
Positive terminal of Storage Capacitor.
10
OUTPUT A
I/O
DMOS Half Bridge Output and Input A for Bemf sensing.
11, 42
Vpower
I
Supplies the voltage for the Power Section.
12
Vanalog
I
12V supply.
13
SER PORT
DISABLE
I
Input for tri-stating the serial port.
14
SER DATA R/W
I
Selects Serial Data Read or Write Function.
15
SER STROBE
I
Dtat Strobe Input.
16
SER PORT CLK
I
Clock for Serial Data Control.
18
SER DATA I/O
I/O
Data stream Input/Output for Control/Status Registers.
19
EXT/INT
I
Selects thr Internal BEMF Zero Crossing or an External Source as Feedback
Frequency for te PLL.
20
FREF ENABLE
I
A zero on this pin passes the PLL Fref signal to the Freq/phase detector.
21
LINEAR
I
This input should be grounded or left unconnected.
22
OUTPUT
ENABLE
I
Tristates Power Output Stage when a logic zero.
L6238
3/35



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com