MPC8309CVMADFC datasheet(33/81 Pages) NXP

33 / 81 page

MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3

Freescale Semiconductor

PCI

Figure 23 and Figure 24 represent the AC timing from Table 31. Note that although the specifications

generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge

is the active edge.

The following figure shows the timing with external clock.

Figure 23. AC Timing (External Clock) Diagram

The following figure shows the timing with internal clock.

Figure 24. AC Timing (Internal Clock) Diagram

PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8309.

11.1

PCI DC Electrical Characteristics

Table 32 provides the DC electrical characteristics for the PCI interface of the MPC8309.

Table 32. PCI DC Electrical Characteristics1,2

Parameter

Symbol

Test Condition

Min

Max

Unit

High-level input voltage

VIH

VOUT VOH (min) or

OVDD + 0.3

Low-level input voltage

VIL

VOUT  VOL (max)

–0.3

0.8

High-level output voltage

VOH

OVDD = min,

IOH = –100 A

OVDD – 0.2

—

Serial CLK (Input)

tHEIXKH

tHEIVKH

tHEKHOV

Input Signals:

(See Note)

Output Signals:

(See Note)

Note:

The clock edge is selectable.

tHEKHOX

Serial CLK (Output)

tHIIXKH

tHIKHOV

Input Signals:

(See Note)

Output Signals:

(See Note)

tHIIVKH

tHIKHOX

Note:

The clock edge is selectable.

MPC8309CVMADFC Arkusz danych(PDF) 33 Page - NXP Semiconductors

MPC8309CVMADFC Arkusz danych(HTML) 33 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Arkusz danych Pobierz

Link URL