STA333W datasheet(29/42 Pages) STMICROELECTRONICS

29 / 42 page

STA333W

29/42

Binary output mode clock loss detection

Detects loss of input MCLK in binary mode and outputs 50% of the duty cycle.

LRCK double trigger protection

Actively prevents double trigger of LRCLK.

Auto EAPD on clock loss

When active will issue a power device power down signal (EAPD) on clock loss detection.

IC power down

The PWDN register is used to place the IC in a low-power state. When PWDN is written

as 0, the output will begin a soft-mute. After the mute condition is reached, EAPD will be

asserted to power down the power-stage, then the master clock to all internal hardware

expect the I2C block will be gated. This places the IC in a very low power consumption state.

External amplifier power down

The EAPD register directly disables/enables the internal power circuitry.

When EAPD = 0, the internal power section is placed on a low-power state (disabled).

Table 35.

Binary output mode clock loss detection

Bit

R/W

RST

Name

Description

R/W

BCLE

Binary output mode clock loss detection enable

Table 36.

LRCK double trigger protection

Bit

R/W

RST

Name

Description

R/W

LDTE

LRCLK double trigger protection enable

Table 37.

Auto EAPD on clock loss

Bit

R/W

RST

Name

Description

R/W

ECLE

Auto EAPD on clock loss

Table 38.

Power down

Bit

R/W

RST

Name

Description

6R/W

1PWDN

0: IC power down low-power condition

1: IC normal operation

Table 39.

External amplifier power down

Bit

R/W

RST

Name

Description

R/W

EAPD

0: external power stage power down active

1: normal operation

STA333W Arkusz danych(PDF) 29 Page - STMicroelectronics

STA333W Arkusz danych(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Arkusz danych Pobierz

Link URL