M48T201V datasheet(19/33 Pages) STMICROELECTRONICS

19 / 33 page

19/33

M48T201Y, M48T201V

Power-on Reset

The M48T201Y/V continuously monitors VCC.

When VCC falls to the power fail detect trip point,

the RST pulls low (open drain) and remains low on

power-up for tREC after VCC passes VPFD (max).

The RST pin is an open drain output and an appro-

priate pull-up resistor to VCC should be chosen to

control rise time.

Reset Inputs (RSTIN1 & RSTIN2)

The M48T201Y/V provides two independent in-

puts which can generate an output reset. The du-

ration and function of these resets is identical to a

reset generated by a power cycle. Figure 10 and

Table 8 illustrate the AC reset characteristics of

this function. Pulses shorter than tR1 and tR2 will

not generate a reset condition. RSTIN1 and

RSTIN2 are each internally pulled up to VCC

through a 100K

Ω resistor.

Figure 10. RSTIN1 and RSTIN2 Timing Waveforms

Table 8. Reset AC Characteristics

Note: 1. Valid for Ambient Operating Temperature: TA = 0 to 70°C; VCC = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).

2. CL = 5pF (see Figure 14., page 25).

Symbol

Parameter(1)

Min

Max

Unit

tR1

RSTIN1 Low to RST Low

200

tR2

RSTIN2 Low to RST Low

100

tR1HRZ

(2)

RSTIN1 High to RST Hi-Z

200

tR2HRZ

(2)

RSTIN2 High to RST Hi-Z

200

AI01679

RSTIN1

RST

RSTIN2

tR1

tR1HRZ

Hi-Z

tR2

tR2HRZ

Hi-Z

M48T201V Arkusz danych(PDF) 19 Page - STMicroelectronics

M48T201V Arkusz danych(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

Arkusz danych Pobierz

Link URL