RA4M2 datasheet(58/93 Pages) RENESAS

58 / 93 page

Table 2.29

IIC timing (1) (2 of 2)

(1) Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: SDA0_B,

SCL0_B, SDA1_B, SCL1_B.

(2) The following pins do not require setting: SCL0_A, SDA0_A.

(3) Use pins that have a letter appended to their names, for instance “_A” or “_B”, to indicate group membership. For the IIC interface, the

AC portion of the electrical characteristics is measured for each group.

Parameter

Symbol

Min

Max

Unit

Test

conditions

IIC

(Fast mode)

SCL input cycle time

tSCL

6 (12) × tIICcyc + 600

—

Figure 2.43

SCL input high pulse width

tSCLH

3 (6) × tIICcyc + 300

—

SCL input low pulse width

tSCLL

3 (6) × tIICcyc + 300

—

SCL, SDA rise time

tSr

20 × (external pullup

voltage/5.5V)*1

300

SCL, SDA fall time

tSf

20 × (external pullup

voltage/5.5V)*1

300

SCL, SDA input spike pulse

removal time

tSP

1 (4) × tIICcyc ns

SDA input bus free time when

wakeup function is disabled

tBUF

3 (6) × tIICcyc + 300

—

SDA input bus free time when

wakeup function is enabled

tBUF

3 (6) × tIICcyc + 4 × tPcyc +

300

—

START condition input hold time

when wakeup function is disabled

tSTAH

tIICcyc + 300

—

START condition input hold time

when wakeup function is enabled

tSTAH

1 (5) × tIICcyc + tPcyc + 300

—

Repeated START condition input

setup time

tSTAS

300

—

STOP condition input setup time

tSTOS

300

—

Data input setup time

tSDAS

tIICcyc + 50

—

Data input hold time

tSDAH

—

SCL, SDA capacitive load

Cb*2

—

400

Note:

tIICcyc: IIC internal reference clock (IICφ) cycle, tPcyc: PCLKB cycle.

Note:

Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.

Note:

Must use pins that have a letter appended to their name, for instance “_A”, “_B”, to indicate group membership. For the IIC

interface, the AC portion of the electrical characteristics is measured for each group.

Note 1. Only supported for SCL0_A and SDA0_A.

Note 2. Cb indicates the total capacity of the bus line.

RA4M2 Datasheet

2. Electrical Characteristics

R01DS0367EJ0140 Rev.1.40

May 9, 2025

Page 58 of 93

RA4M2 Arkusz danych(PDF) 58 Page - Renesas Technology Corp

RA4M2 Arkusz danych(HTML) 58 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Arkusz danych Pobierz

Link URL