PSD934210MIT datasheet(52/89 Pages) STMICROELECTRONICS

52 / 89 page

PSD834F2V

52/89

Figure 26. Port C Structure

Port C – Functionality and Structure

Port C can be configured to perform one or more

of the following functions (see Figure 26):

MCU I/O Mode

CPLD Output – McellBC7-McellBC0 outputs

can be connected to Port B or Port C.

CPLD Input – via the Input Macrocells (IMC)

Address In – Additional high address inputs

using the Input Macrocells (IMC).

In-System Programming (ISP) – JTAG port can

be enabled for programming/erase of the PSD

device. (See the section entitled “Programming

In-Circuit using the JTAG Serial Interface”, on

page 61, for more information on JTAG

programming.)

Open Drain – Port C pins can be configured in

Open Drain Mode

Battery Backup features – PC2 can be

configured for a battery input supply, Voltage

Stand-by (VSTBY).

PC4 can be configured as a Battery-on Indicator

(VBATON), indicating when VCC is less than

VBAT.

Port C does not support Address Out mode, and

therefore no Control Register is required.

Pin PC7 may be configured as the DBE input in

certain MCU bus interfaces.

DATA OUT

REG.

MCELLBC[ 7:0]

ENABLE PRODUCT TERM (.OE)

READ MUX

CPLD - INPUT

DIR REG.

INPUT

MACROCELL

ENABLE OUT

SPECIAL FUNCTION

CONFIGURATION

BIT

DATA IN

OUTPUT

SELECT

OUTPUT

MUX

PORT C PIN

DATA OUT

AI02888B

PSD934210MIT Arkusz danych(PDF) 52 Page - STMicroelectronics

PSD934210MIT Arkusz danych(HTML) 52 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Arkusz danych Pobierz

Link URL