STA014B datasheet(9/45 Pages) STMICROELECTRONICS

9 / 45 page

In this mode the fractional part of the PLL is dis-

abled and the audio clocks are generated at

nominal rates. Fig. 6 describes the default

DATA_REQ

signal

behaviour.

Programming

STA014 it is possible to invert the polarity of the

DATA_REQ line (register REQ_POL).

2.4 - STA014 Decoding States

There are three different decoder states: Idle,

Init, and Decode. Commands to change the de-

coding states are described in the STA014 I

registers description.

Idle Mode

In this mode (entered after a S/W or H/W reset)

the decoder is waiting for the RUN command.

This mode should be used to initialize the con-

figuration registers of the device. The DAC con-

nected to STA014 can be initialized during this

mode (set MUTE to 1).

PLAY

MUTE

Clock State

PCM Output

Not Running

Running

Init Mode

"PLAY" and "MUTE" changes are ignored in this

mode. The internal state of the decoder will be

updated only when the decoder changes from the

state "init" to the state "decode". The "init" phase

ends when the first decoded samples are at the

output stage of the device.

Decode Mode

This mode is completely described by the follow-

ing table:

PLAY

MUTE

Clock State

PCM

Output

Decoding

Not Running

Running

Decoded

Samples

Yes

Running

Yes

SOURCE SEND DATA TO STA015

DATA_REQ

SOURCE STOPS TRANSMITTING DATA

D00AU1144

Figure 6. DATA_REQ control line

DATA

SOURCE

µP

MPEG

DECODER

IIC

D98AU912

IIC

SDO

SCKT

LRCKT

SERIAL AUDIO INTERFACE

SDI

SCKR

BIT_EN

XTO

DAC

XTI

FILT

PLL

OCLK

SCL

SDA

DATA_REQ

Figure 7. MPEG Decoder Interfaces.

STA014-STA014B-STA014T

9/45

STA014B Arkusz danych(PDF) 9 Page - STMicroelectronics

STA014B Arkusz danych(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Arkusz danych Pobierz

Link URL