STTS75DS2E datasheet(23/39 Pages) STMICROELECTRONICS

23 / 39 page

STTS75

Functional description

23/39

3.4.5

Acknowledge

Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low

level put on the bus by the receiver whereas the master generates an extra acknowledge

related clock pulse (see Figure 7 on page 23). A slave receiver which is addressed is

obliged to generate an acknowledge after the reception of each byte that has been clocked

out of the slave transmitter.

The device that acknowledges has to pull down the SDA line during the acknowledge clock

pulse in such a way that the SDA line is a stable low during the high period of the

acknowledge related clock pulse. Of course, setup and hold times must be taken into

account. A master receiver must signal an end of data to the slave transmitter by not

generating an acknowledge on the last byte that has been clocked out of the slave. In this

case the transmitter must leave the data line high to enable the master to generate the

STOP condition.

Figure 7.

Acknowledgement sequence

AI00601

DATA OUTPUT

BY RECEIVER

DATA OUTPUT

BY TRANSMITTER

SCL FROM

MASTER

START

CLOCK PULSE FOR

ACKNOWLEDGEMENT

MSB

LSB

STTS75DS2E Arkusz danych(PDF) 23 Page - STMicroelectronics