AD9522-2SLASHPCBZ datasheet(47/84 Pages) AD

47 / 84 page

AD9522-2

Rev. 0 | Page 47 of 84

910

INPUT TO VCO DIVIDER

INPUT TO CHANNEL DIVIDER

OUTPUT OF

CHANNEL DIVIDER

SYNC PIN

14 TO 15 CYCLES AT CHANNEL DIVIDER INPUT + 1 CYCLE AT VCO DIVIDER INPUT

CHANNEL DIVIDER OUTPUT STATIC

CHANNEL DIVIDER

OUTPUT CLOCKING

CHANNEL DIVIDER

OUTPUT CLOCKING

Figure 52. SYNC Timing Pipeline Delay When the VCO Divider Is Used—CLK or VCO Is Input

INPUT TO CLK

INPUT TO CHANNEL DIVIDER

OUTPUT OF

CHANNEL DIVIDER

SYNC PIN

14 TO 15 CYCLES AT CHANNEL DIVIDER INPUT + 1 CYCLE AT CLK INPUT

910

CHANNEL DIVIDER OUTPUT STATIC

CHANNEL DIVIDER

OUTPUT CLOCKING

CHANNEL DIVIDER

OUTPUT CLOCKING

Figure 53. SYNC Timing Pipeline Delay When the VCO Divider Is Not Used—CLK Input Only

LVDS Output Drivers

The AD9522 output drivers can be configured as either an

LVDS differential output or as a pair of CMOS single-ended

outputs. The LVDS outputs allow for selectable output current

from ~1.75 mA to ~7 mA.

The LVDS output polarity can be set as noninverting or

inverting, which allows for the adjustment of the relative

polarity of outputs within an application without requiring a

board layout change. Each LVDS output can be individually

powered down to save power.

OUT

3.5mA

Figure 54. LVDS Output Simplified Equivalent Circuit with

3.5 mA Typical Current Source

AD9522-2/PCBZ Arkusz danych(PDF) 47 Page - Analog Devices

AD9522-2/PCBZ Arkusz danych(HTML) 47 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Arkusz danych Pobierz

Link URL