Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ML5805DM Arkusz danych(PDF) 11 Page - RF Micro Devices

Numer części ML5805DM
Szczegółowy opis  5.8GHz Variable Data Rate FSK Transceiver with Integrated PA
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  RFMD [RF Micro Devices]
Strona internetowa  http://www.rfmd.com
Logo RFMD - RF Micro Devices

ML5805DM Arkusz danych(HTML) 11 Page - RF Micro Devices

Back Button ML5805DM Datasheet HTML 7Page - RF Micro Devices ML5805DM Datasheet HTML 8Page - RF Micro Devices ML5805DM Datasheet HTML 9Page - RF Micro Devices ML5805DM Datasheet HTML 10Page - RF Micro Devices ML5805DM Datasheet HTML 11Page - RF Micro Devices ML5805DM Datasheet HTML 12Page - RF Micro Devices ML5805DM Datasheet HTML 13Page - RF Micro Devices ML5805DM Datasheet HTML 14Page - RF Micro Devices ML5805DM Datasheet HTML 15Page - RF Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 36 page
background image
ML5805
RF MICRO DEVICES®, RFMD®, OPTIMUM TECHNOLOGY MATCHING®, ENABLING WIRELESS CONNECTIVITY™, POWERSTAR®, POLARIS™ TOTAL RADIO™ ULTIMATEBLUE™ AND FASTWAVE™ ARE TRADEMARKS OF RFMD, LLC. BLUETOOTH IS A TRADEMARK OWNED BY
BLUETOOTH SIG, INC., U.S.A. AND LICENSED FOR USE BY RFMD. ALL OTHER TRADE NAMES, TRADEMARKS AND REGISTERED TRADEMARKS ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. ©2006, RF MICRO DEVICES, INC.
PRELIMINARY DATA SHEET
APRIL 2008
EDS-106041 REV P01
7628 THORNDIKE ROAD, GREENSBORO, NC 27409-9421 · FOR SALES OR TECHNICAL
REV A1 DS071026 SUPPORT, CONTACT RFMD AT (+1) 336-678-5570 OR SALES-SUPPORT@RFMD.COM
11
16
VTUNE
I (analog)
VCO Tuning Voltage input from the PLL loop
filter. This pin is very sensitive to noise
coupling and leakage currents.
40
SW_CTRL_N
-or-
RXCLK
O (CMOS)
TR switch control output, negative polarity.
VOL while transmitting
VOH while receiving
-or-
Recovered RXCLK clock output is multiplexed
in this pin. When configured for RXCLK
output, clock pulses may be observed for 6 to
8uS after the falling edge of RXON before
settling to logic high (VIH).
SERIAL BUS SIGNALS
6
EN
I (CMOS)
Control Bus Enable. Enable pin for the three-
wire serial control bus. The control registers
are loaded on the rising edge of this signal.
Serial control bus data is ignored when this
signal is high (VIH).
7
DATA
I (CMOS)
Serial Control Bus Data.
8
CLK
I (CMOS)
Serial control bus data is clocked in on the
rising edge and only when EN is low.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com