Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

A14100A-RQ208C Arkusz danych(PDF) 36 Page - Actel Corporation

Numer części A14100A-RQ208C
Szczegółowy opis  Accelerator Series FPGAs - ACT 3Family
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ACTEL [Actel Corporation]
Strona internetowa  http://www.actel.com
Logo ACTEL - Actel Corporation

A14100A-RQ208C Arkusz danych(HTML) 36 Page - Actel Corporation

Back Button A14100A-RQ208C Datasheet HTML 32Page - Actel Corporation A14100A-RQ208C Datasheet HTML 33Page - Actel Corporation A14100A-RQ208C Datasheet HTML 34Page - Actel Corporation A14100A-RQ208C Datasheet HTML 35Page - Actel Corporation A14100A-RQ208C Datasheet HTML 36Page - Actel Corporation A14100A-RQ208C Datasheet HTML 37Page - Actel Corporation A14100A-RQ208C Datasheet HTML 38Page - Actel Corporation A14100A-RQ208C Datasheet HTML 39Page - Actel Corporation A14100A-RQ208C Datasheet HTML 40Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 68 page
background image
1-210
A1440A, A14V40A Timing Characteristics (continued)
(Worst-Case Commercial Conditions)
Note:
1.
Delays based on 35pF loading.
Dedicated (Hard-Wired) I/O Clock
Network
‘–3’ Speed
‘–2’ Speed
‘–1’ Speed
‘Std’ Speed
3.3V Speed
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max. Units
tIOCKH
Input Low to High
(Pad to I/O Module Input)
2.0
2.3
2.6
3.0
3.5
ns
tIOPWH
Minimum Pulse Width High
1.9
2.4
3.3
3.8
4.8
ns
tIOPWL
Minimum Pulse Width Low
1.9
2.4
3.3
3.8
4.8
ns
tIOSAPW
Minimum Asynchronous
Pulse Width
1.9
2.4
3.3
3.8
4.8
ns
tIOCKSW
Maximum Skew
0.4
0.4
0.4
0.4
0.4
ns
tIOP
Minimum Period
4.0
5.0
6.8
8.0
10.0
ns
fIOMAX
Maximum Frequency
250
200
150
125
100
MHz
Dedicated (Hard-Wired) Array Clock
Network
tHCKH
Input Low to High
(Pad to S-Module Input)
3.0
3.4
3.9
4.5
5.5
ns
tHCKL
Input High to Low
(Pad to S-Module Input)
3.0
3.4
3.9
4.5
5.5
ns
tHPWH
Minimum Pulse Width High
1.9
2.4
3.3
3.8
4.8
ns
tHPWL
Minimum Pulse Width Low
1.9
2.4
3.3
3.8
4.8
ns
tHCKSW
Maximum Skew
0.3
0.3
0.3
0.3
0.3
ns
tHP
Minimum Period
4.0
5.0
6.8
8.0
10.0
ns
fHMAX
Maximum Frequency
250
200
150
125
100
MHz
Routed Array Clock Networks
tRCKH
Input Low to High (FO=64)
3.7
4.1
4.7
5.5
9.0
ns
tRCKL
Input High to Low (FO=64)
4.0
4.5
5.1
6.0
9.0
ns
tRPWH
Min. Pulse Width High
(FO=64)
3.3
3.8
4.2
4.9
6.5
ns
tRPWL
Min. Pulse Width Low
(FO=64)
3.3
3.8
4.2
4.9
6.5
ns
tRCKSW
Maximum Skew (FO=128)
0.7
0.8
0.9
1.0
1.0
ns
tRP
Minimum Period (FO=64)
6.8
8.0
8.7
10.0
13.4
ns
fRMAX
Maximum Frequency
(FO=64)
150
125
115
100
75
MHz
Clock-to-Clock Skews
tIOHCKSW
I/O Clock to H-Clock Skew
0.0
1.7
0.0
1.8
0.0
2.0
0.0
2.2
0.0
3.0
ns
tIORCKSW
I/O Clock to R-Clock Skew
(FO = 64)
(FO = 144)
0.0
0.0
1.0
3.0
0.0
0.0
1.0
3.0
0.0
0.0
1.0
3.0
0.0
0.0
1.0
3.0
0.0
0.0
3.0
3.0
ns
ns
tHRCKSW
H-Clock to R-Clock Skew
(FO = 64)
(FO = 144)
0.0
0.0
1.0
3.0
0.0
0.0
1.0
3.0
0.0
0.0
1.0
3.0
0.0
0.0
1.0
3.0
0.0
0.0
1.0
3.0
ns
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com