APA600-FGGES datasheet(52/174 Pages) ACTEL

52 / 174 page

ProASICPLUS Flash Family FPGAs

1- 46

v5.7

Input Buffer Delays

Figure 1-28 • Input Buffer Delays

Table 1-33 • Worst-Case Commercial Conditions

VDDP = 3.0 V, VDD = 2.3 V, TJ = 70°C

Macro Type

Description

Max. tINYH

Max. tINYL

Units

Std.

–F

Std.

–F

IB33

3.3 V, CMOS Input Levels3, No Pull-up Resistor

0.4

0.5

0.6

0.7

IB33S

3.3 V, CMOS Input Levels3, No Pull-up Resistor, Schmitt Trigger

0.6

0.7

0.8

0.9

Notes:

1. tINYH = Input Pad-to-Y High

2. tINYL = Input Pad-to-Y Low

3. LVTTL delays are the same as CMOS delays.

4. For LP Macros, VDDP=2.3 V for delays.

5. All –F parts are only available as commercial.

Table 1-34 • Worst-Case Commercial Conditions

VDDP = 2.3 V, VDD = 2.3 V, TJ = 70°C

Macro Type

Description

Max. tINYH

Max. tINYL

Units

Std.

–F

Std.

–F

IB25LP

2.5 V, CMOS Input Levels3, Low Power

0.9

1.1

0.6

0.8

IB25LPS

2.5 V, CMOS Input Levels3, Low Power, Schmitt Trigger

0.7

0.9

1.1

Notes:

1. tINYH = Input Pad-to-Y High

2. tINYL = Input Pad-to-Y Low

3. LVTTL delays are the same as CMOS delays.

4. For LP Macros, VDDP=2.3 V for delays.

5. All –F parts are only available as commercial.

PAD

DDP

0 V

50%

GND

50%

INYH

50%

IN YL

IBx

APA600-FGGES Arkusz danych(PDF) 52 Page - Actel Corporation

APA600-FGGES Arkusz danych(HTML) 52 Page - Actel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL