Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

LTC1654IGN Arkusz danych(PDF) 11 Page - Linear Technology

Numer części LTC1654IGN
Szczegółowy opis  Dual 14-Bit Rail-to-Rail DAC in 16-Lead SSOP Package
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  LINER [Linear Technology]
Strona internetowa  http://www.linear.com
Logo LINER - Linear Technology

LTC1654IGN Arkusz danych(HTML) 11 Page - Linear Technology

Back Button LTC1654IGN Datasheet HTML 7Page - Linear Technology LTC1654IGN Datasheet HTML 8Page - Linear Technology LTC1654IGN Datasheet HTML 9Page - Linear Technology LTC1654IGN Datasheet HTML 10Page - Linear Technology LTC1654IGN Datasheet HTML 11Page - Linear Technology LTC1654IGN Datasheet HTML 12Page - Linear Technology LTC1654IGN Datasheet HTML 13Page - Linear Technology LTC1654IGN Datasheet HTML 14Page - Linear Technology LTC1654IGN Datasheet HTML 15Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 16 page
background image
11
LTC1654
1654fb
Rail-to-Rail Output Considerations
Rail-to-rail DACs take full advantage of the supply range
available to them, but cannot produce output voltages
above VCC or below ground. See Figure 2a.
If REFLO is tied to GND, the output for the lowest codes
may limit at 0V, as shown in Figure 2b. Similarly, limiting
can occur near full scale if the REFHI pin is tied to VCC, as
shown in Figure 2c.
The offset, gain error and linearity of the LTC1654 are
defined and tested in output ranges that avoid limiting.
The low code kL used in these measurements is defined as
the code which gives a nominal output of 32mV above
ground; see Table 2.
Figure 2. Effects of Rail-to-Rail Operation On a DAC Transfer Curve: (a) Overall Transfer Function, (b) Effect of Negative
Offset for Codes Near Zero Scale, (c) Effect of Positive Full-Scale Error for Input Codes Near Full Scale When VREF = VCC
1654 F02
INPUT CODE
(b)
OUTPUT
VOLTAGE
NEGATIVE
OFFSET
0V
8192
0
16383
INPUT CODE
OUTPUT
VOLTAGE
(a)
VREF = VCC
VREF = VCC
(c)
INPUT CODE
OUTPUT
VOLTAGE
POSITIVE
FSE
APPLICATIO S I FOR ATIO
Table 2. Low Code kL
VREFHI, V
4.096 2.048
1
128
256
1/2
256
512
Note: VREFLO = O



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com