CD74ACT174M datasheet(6/7 Pages) TI

6 / 7 page

Propagation Delay, MR to Qn

tPLH, tPHL

1.5

165

181

3.3

5.2

18.5

5.1

20.3

3.7

13.2

3.6

14.5

Input Capacitance

-10-

-10

Power Dissipation Capacitance

CPD

(Note 11)

ACT TYPES

Propagation Delay, CP to Qn

tPLH, tPHL

(Note 10)

3.6

12.6

3.5

Propagation Delay, MR to Qn

tPLH, tPHL

14.1

3.9

15.5

Input Capacitance

-10-

-10

Power Dissipation Capacitance

CPD

(Note 11)

NOTES:

8. Limits tested 100%.

9. 3.3V Min is at 3.6V, Max is at 3V.

10. 5V Min is at 5.5V, Max is at 4.5V.

11. CPD is used to determine the dynamic power consumption per flip-flop.

PD =CPD VCC

2 f

i + Σ (CL +VCC2fo)+VCC ∆ICC where fi = input frequency, fo = output frequency, CL = output load capacitance, VCC =

supply voltage.

Switching Speciﬁcations Input tr, tf = 3ns, CL = 50pF (Worst Case) (Continued)

PARAMETER

SYMBOL

VCC (V)

-40oC TO 85oC

-55oC TO 125oC

UNITS

MIN

TYP

MAX

MIN

TYP

MAX

FIGURE 1. PROPAGATION DELAYS

FIGURE 2. RESET OR SET PREREQUISITE AND

PROPAGATION DELAYS

INPUT LEVEL

GND

tPHL

tPLH

INPUT LEVEL

GND

INPUT

tREM

tPHL

(Q)

FIGURE 3.

INPUT LEVEL

GND

tSU(L)

tH(L)

tH(H)

tSU(H)

INPUT LEVEL

GND

DUT

OUTPUT

RL (NOTE)

OUTPUT

LOAD

500

Ω

50pF

NOTE: For AC Series Only: When VCC = 1.5V, RL = 1kΩ.

FIGURE 4. PROPAGATION DELAY TIMES

ACT

Input Level

VCC

Input Switching Voltage, VS

0.5 VCC

1.5V

Output Switching Voltage, VS

0.5 VCC

CD74AC174, CD54/74ACT174

CD74ACT174M Arkusz danych(PDF) 6 Page - Texas Instruments

CD74ACT174M Arkusz danych(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7

Arkusz danych Pobierz

Link URL