CD74FCT646M datasheet(6/8 Pages) TI

6 / 8 page

8-72

Test Circuits and Waveforms

NOTE:

10. Pulse Generator for All Pulses: Rate

≤ 1.0MHz; ZOUT ≤ 50Ω;

tf, tr ≤ 2.5ns.

FIGURE 1. TEST CIRCUIT

FIGURE 2. SETUP, HOLD, AND RELEASE TIMING

FIGURE 3. PULSE WIDTH

FIGURE 4. ENABLE AND DISABLE TIMING

FIGURE 5. PROPAGATION DELAY

DUT

PULSE ZO

GEN

500

Ω

50pF

500

Ω

VCC

RT = ZO

tr, tf = 2.5ns

(NOTE 10)

SWITCH POSITION

TEST

SWITCH

tPLZ, tPZL, Open Drain

Closed

tPHZ, tPZH, tPLH, tPHL

Open

DEFINITIONS:

CL = Load capacitance, includes jig and probe

capacitance.

RT = Termination resistance, should be equal to ZOUT of

the Pulse Generator.

VIN = 0V to 3V.

Input: tr =tf = 2.5ns (10% to 90%), unless otherwise specified

ASYNCHRONOUS CONTROL

tSH

1.5V

tSH

PRESET CLEAR

CLOCK ENABLE

ETC.

SYNCHRONOUS CONTROL

tREM

DATA

INPUT

TIMING

INPUT

LOW-HIGH-LOW

PULSE

HIGH-LOW-HIGH

PULSE

1.5V

CONTROL INPUT

OUTPUT

NORMALLY LOW

OUTPUT

NORMALLY HIGH

SWITCH

OPEN

tPZL

3.5V

1.5V

tPLZ

tPHZ

tPZH

3.5V

0.3V

VOL

VOH

SWITCH

CLOSED

ENABLE

DISABLE

1.5V

tPLH

SAME PHASE

INPUT TRANSITION

tPHL

tPLH

tPHL

OPPOSITE PHASE

INPUT TRANSITION

OUTPUT

1.5V

VOH

VOL

CD74FCT646M Arkusz danych(PDF) 6 Page - Texas Instruments

CD74FCT646M Arkusz danych(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8

Arkusz danych Pobierz

Link URL