SE97TP datasheet(21/54 Pages) NXP

21 / 54 page

SE97_5

Product data sheet

Rev. 05 — 6 August 2009

21 of 54

NXP Semiconductors

SE97

DDR memory module temp sensor with integrated SPD, 3.3 V

7.10.3.3

Sequential read

If the master acknowledges the ﬁrst data byte transmitted by the SE97, then the device

will continue transmitting as long as each data byte is acknowledged by the master

(Figure 20). If the end of memory is reached during sequential Read, the address counter

will ‘wrap around’ to the beginning of memory, and so on. Sequential Read works with

either ‘Immediate Address Read’ or ‘Selective Read’, the only difference being the starting

byte address.

Fig 19. Selective read timing

A2 A1 A0

slave address (memory)

START condition

R/W acknowledge

from slave

acknowledge

from slave

word address

SDA

002aac901

STOP condition

data from memory

no acknowledge

from master

A2 A1 A0

slave address (memory)

START condition

R/W acknowledge

from slave

Fig 20. Sequential read timing

A2 A1 A0

slave address (memory)

START condition

R/W acknowledge

from slave

acknowledge

from master

data from memory

SDA

data from memory

DATA n

+ 1

acknowledge

from master

002aab253

STOP condition

data from memory

DATA n

+ X

no acknowledge

from master

DATA n

SE97TP Arkusz danych(PDF) 21 Page - NXP Semiconductors

SE97TP Arkusz danych(HTML) 21 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Arkusz danych Pobierz

Link URL