SPT7861SCS datasheet(9/11 Pages) CADEKA

9 / 11 page

6/25/01

SPT7861

DIGITAL OUTPUTS

The digital outputs (D0–D10) are driven by a separate

supply (OVDD) ranging from +3 V to +5 V. This feature

makes it possible to drive the SPT7861’s TTL/CMOS-

compatible outputs with the user’s logic system supply.

The format of the output data (D0–D9) is straight binary.

(See table III.) The outputs are latched on the rising edge

of CLK. These outputs can be switched into a tri-state

mode by bringing EN high.

Table III – Output Data Information

ANALOG INPUT

OVERRANGE

OUTPUT CODE

D10

D9–D0

+F.S. + 1/2 LSB

1 1 1 1 1 1 1 1 1 1

+F.S. –1/2 LSB

1 1 1 1 1 1 1 1 1Ø

+1/2 F.S.

ØØ ØØØØ ØØØØ

+1/2 LSB

0 0 0 0 0 0 0 0 0 Ø

0.0 V

0 0 0 0 0 0 0 0 0 0

(Ø indicates the flickering bit between logic 0 and 1.)

OVERRANGE OUTPUT

The OVERRANGE OUTPUT (D10) is an indication that

the analog input signal has exceeded the positive full-

scale input voltage by 1 LSB. When this condition occurs,

D10 will switch to logic 1. All other data outputs (D0 to D9)

will remain at logic 1 as long as D10 remains at logic 1.

This feature makes it possible to include the SPT7861 in

higher resolution systems.

EVALUATION BOARD

The EB7861 evaluation board is available to aid designers

in demonstrating the full performance of the SPT7861.

This board includes a reference circuit, clock driver circuit,

output data latches, and an on-board reconstruction of the

digital data. An application note describing the operation

of this board, as well as information on the testing of the

SPT7861, is also available. Contact the factory for price

and availability.

SPT7861SCS Arkusz danych(PDF) 9 Page - Cadeka Microcircuits LLC.

SPT7861SCS Arkusz danych(HTML) 9 Page - Cadeka Microcircuits LLC.

Html Pages

1 2 3 4 5 6 7 8 9 10 11

Arkusz danych Pobierz

Link URL