Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

CS5510-ASZ Arkusz danych(PDF) 15 Page - Cirrus Logic

Numer części CS5510-ASZ
Szczegółowy opis  16-bit and 20-bit, 8-pin ?誇 ADCs
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  CIRRUS [Cirrus Logic]
Strona internetowa  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5510-ASZ Arkusz danych(HTML) 15 Page - Cirrus Logic

Back Button CS5510-ASZ Datasheet HTML 11Page - Cirrus Logic CS5510-ASZ Datasheet HTML 12Page - Cirrus Logic CS5510-ASZ Datasheet HTML 13Page - Cirrus Logic CS5510-ASZ Datasheet HTML 14Page - Cirrus Logic CS5510-ASZ Datasheet HTML 15Page - Cirrus Logic CS5510-ASZ Datasheet HTML 16Page - Cirrus Logic CS5510-ASZ Datasheet HTML 17Page - Cirrus Logic CS5510-ASZ Datasheet HTML 18Page - Cirrus Logic CS5510-ASZ Datasheet HTML 19Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 26 page
background image
CS5510/11/12/13
DS337F4
15
CS5511/13 and oscillates at 64 kHz ±32 kHz. The
output word rate (OWR) for the CS5511/13 is de-
rived from the internal oscillator, and is equal to
fosc/612. Due to the part-to-part variances in the
oscillator frequency, the OWR of the CS5511/13
can vary between 53 Sps and 159 Sps.
2.5
Performing Conversions
After power and a clock source are established to
the CS5510/11/12/13, the ADCs begin performing
conversions. The three sections that follow explain
how to read conversion data from each ADC, and
decode the conversion word into the respective
flag and data bits. Keep in mind that in the
CS5510/12, SCLK provides the external clock
source for the converter. Data is clocked from the
CS5510/12 at the rate set by the external clock
source (typically 32.768 kHz). The CS5511/13 pro-
vides an on-chip oscillator for the master clock. In
the CS5511/13, SCLK is asynchronous to the on-
chip oscillator and can be clocked at a rate up to
2MHz.
VD+ = 2.5 V to 5.25 V
To SCLK
Fairchild NC7SU04
or 1/6 74HCU04
22 pF
47 pF
32.768 kHz
49.9 K
Ω
10 M
Ω
Figure 12. External (CMOS Compatible) Clock
Counter/Timer
SCLK
SDO
CS
CS5510/12
µC
Figure 13. Using a Microcontroller as a Clock
0
0.0005
0.001
0.0015
0.002
0.0025
0.003
0.0035
0.004
10
30
50
70
90
110
130
SCLK (kHz)
OWR = SCLK
612
Figure 14. Typical Linearity Error for CS5510.
0
0.0005
0.001
0.0015
0.002
0.0025
0.003
0
20
40
60
80 100 120 140 160 180 200
SCLK (kHz)
OWR = SCLK
612
Figure 15. Typical Linearity Error for CS5512.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com