PCF2119DUSLASH2SLASH2 datasheet(31/79 Pages) NXP

31 / 79 page

PCF2119X_5

Product data sheet

Rev. 05 — 13 August 2009

31 of 79

NXP Semiconductors

PCF2119x

LCD controllers/drivers

Bit D: The display is on when bit D = 1 and off when bit D = 0. Display data in the DDRAM

is not affected and can be displayed immediately by setting bit D = 1.

When the display is off (bit D = 0) the chip is in partial power-down mode:

• The LCD outputs are connected to VSS

• The VLCD generator and bias generator are turned off

Three oscillator cycles are required after sending the ‘display off’ instruction to ensure all

outputs are at VSS, afterwards the oscillator can be stopped. If the oscillator is running

during partial power-down mode (‘display off’) the chip can still execute instructions. Even

lower current consumption is obtained by inhibiting the oscillator (pin OSC to VSS).

To ensure IDD <1 µA:

• the parallel bus ports DB7 to DB0 should be connected to VDD

• pins RS and R/W should be connected to VDD or left open-circuit

• pin PD should be connected to VDD

Recovery from power-down mode:

• pin PD should be connected back to VSS

• if necessary pin OSC should be connected back to VDD

• a Display_ctl instruction with bit D = 1 should be sent

Bit C: The cursor is displayed when bit C = 1 and inhibited when bit C = 0. Even if the

cursor disappears, bit I_D and bit S (see Section 10.2.2.3) remain in operation during

display data write. The cursor is displayed using 5 dots in the 8th line (see Figure 16).

Bit B: The character indicated by the cursor blinks when bit B = 1. The character blink is

displayed by switching between display characters and all dots on with a period of

approximately 1 second, with

10.2.2.5

Curs_disp_shift

blink

osc

52224

---------------

Table 20.

Curs_disp_shift bit description

Bit

Symbol

Value

Description

see Table 10

R/W-

7 to 4

0001

ﬁxed value

3SC

cursor move or display shift

move cursor

shift display

2RL

shift or move to the right or left

left shift or move

right shift or move

1 to 0

ﬁxed value

PCF2119DU/2/2 Arkusz danych(PDF) 31 Page - NXP Semiconductors

PCF2119DU/2/2 Arkusz danych(HTML) 31 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Arkusz danych Pobierz

Link URL