IMX35 datasheet(14/148 Pages) FREESCALE

14 / 148 page

i.MX35 Applications Processors for Industrial and Consumer Products, Rev. 6

Freescale Semiconductor

4.2

Power Modes

Table 9 provides descriptions of the power modes of the i.MX35 processor.

Table 9. i.MX35 Power Modes

Power

Mode

Description

QVCC (ARM/L2

Peripheral)

MVDD/PVDD

OSC24M_VDD

OSC_AUDO_VDD

Typ.

Max.

Typ.

Max.

Typ.

Max.

Wait

VDD1,2,3,4 = 1.1 V (min.)

ARM is in wait for interrupt mode.

MAX is active.

L2 cache is kept powered.

MCU PLL is on (400 MHz)

PER PLL is off (can be configured)

(default: 300 MHz)

Module clocks are gated off (can be

configured by CGR register).

OSC 24M is ON.

OSC audio is off (can be configured).

RNGC internal osc is off.

—

7.2 mA

—

1.2

—

Doze

VDD1,2,3,4 = 1.1 V (min.)

ARM is in wait for interrupt mode.

MAX is halted.

L2 cache is kept powered.

L2 cache control logic off.

AWB enabled.

MCU PLL is on(400 MHz)

PER PLL is off (can be configured).

(300 Mhz).

Module clocks are gated off (can be

configured by CGR register).

OSC 24M is ON.

OSC audio is off (can be configured)

RNGC internal osc is off

12.4 mA

—

7.2 mA

—

1.2 mA

—

Stop

VDD1,2,3,4 = 1.1 V (min.)

ARM is in wait for interrupt mode.

MAX is halted

L2 cache is kept powered.

L2 cache control logic off.

AWB enabled.

MCU PLL is off.

PER PLL is off.

All clocks are gated off.

OSC 24 MHz is on

OSC audio is off

RNGC internal osc is off

1.1

—

400

µA

—

1.2

—

IMX35 Arkusz danych(PDF) 14 Page - Freescale Semiconductor, Inc

IMX35 Arkusz danych(HTML) 14 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL