Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ICS853S024 Arkusz danych(PDF) 6 Page - Integrated Device Technology

Numer części ICS853S024
Szczegółowy opis  LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-3.3V, 2.5V LVPECL FANOUT BUFFER
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  IDT [Integrated Device Technology]
Strona internetowa  http://www.idt.com
Logo IDT - Integrated Device Technology

ICS853S024 Arkusz danych(HTML) 6 Page - Integrated Device Technology

Back Button ICS853S024 Datasheet HTML 2Page - Integrated Device Technology ICS853S024 Datasheet HTML 3Page - Integrated Device Technology ICS853S024 Datasheet HTML 4Page - Integrated Device Technology ICS853S024 Datasheet HTML 5Page - Integrated Device Technology ICS853S024 Datasheet HTML 6Page - Integrated Device Technology ICS853S024 Datasheet HTML 7Page - Integrated Device Technology ICS853S024 Datasheet HTML 8Page - Integrated Device Technology ICS853S024 Datasheet HTML 9Page - Integrated Device Technology ICS853S024 Datasheet HTML 10Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
ICS853S024
LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-3.3V, 2.5V LVPECL FANOUT BUFFER
PRELIMINARY
LOW SKEW LVPECL FANOUT BUFFER
6
ICS853S024AY REV. A APRIL 30, 2008
Parameter Measurement Information, continued
Output Duty Cycle/Pulse Width/Period
Output Rise/Fall Time
Application Information
Wiring the Differential Input to Accept Single Ended Levels
Figure 1 shows how the differential input can be wired to accept
single ended levels. The reference voltage V_REF = VCC/2 is
generated by the bias resistors R1, R2 and C1. This bias circuit
should be located as close as possible to the input pin. The ratio of
R1 and R2 might need to be adjusted to position the V_REF in the
center of the input voltage swing. For example, if the input clock
swing is only 2.5V and VCC = 3.3V, V_REF should be 1.25V and
R2/R1 = 0.609.
Figure 1. Single-Ended Signal Driving Differential Input
t
PW
t
PERIOD
t
PW
t
PERIOD
odc =
x 100%
nQ0:nQ21
Q0:Q21
Clock
Outputs
20%
80%
80%
20%
tR
t F
VSWING
V_REF
Single Ended Clock Input
VCC
CLK
nCLK
R1
1K
C1
0.1u
R2
1K



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com