AS1912 datasheet(8/15 Pages) AMSCO

8 / 15 page

www.austriamicrosystems.com

Revision 1.00

8 - 15

AS1910 - AS1915

Data Sheet - D e t a i l e d D e s c r i p t i o n

8 Detailed Description

The AS1910 - AS1915 supervisory circuits were designed to generate a reset when one of the two monitored supply

voltages falls below its factory-trimmed trip threshold (see VTH on page 4 and VTH2 on page 4), and to maintain the

reset for a minimum timeout period (see tRP on page 5) after all supplies have stabilized.

The integrated watchdog timer (see Watchdog Input on page 10) helps mitigate against bad programming code or

clock signals, and/or poor peripheral response. An active-low manual reset input (see Manual Reset Input on page 10)

allows for an externally activated system reset.

RESET/RESETN

Whenever one of the monitored voltages falls below its reset threshold, the RESET output (AS1910, AS1912, AS1913,

AS1915) asserts low or the RESETN output (AS1911, AS1914) asserts high. Once all monitored voltages have stabi-

lized, an internal timer keeps the reset asserted for the reset timeout period (tRP). After the tRP period, the RESET or

RESETN output return to their original state (see Figure 10).

Figure 9. Functional Diagram of VCC Supervisory Application

Figure 10. Reset Timing Diagram

AS1913/AS1914/AS1915

Reset Timeout

Delay Generator

Watchdog Transition

Detector

Watchdog

Timer

–

1.26V

VCC

0.63V

1.26V

VCC2

GND

VCC

WDI

RESETN/

RESET

MRN

tRD

tRP

tRD

VTH

VCC

RESETN

RESET

GND

AS1912 Arkusz danych(PDF) 8 Page - ams AG

AS1912 Arkusz danych(HTML) 8 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Arkusz danych Pobierz

Link URL