| Zakładka z wyszukiwarką danych komponentów |
|
74LVC2G74GD Arkusz danych(PDF) 11 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
74LVC2G74GD Arkusz danych(HTML) 11 Page - NXP Semiconductors |
|
11 / 21 page ![]() 74LVC2G74_6 © NXP B.V. 2009. All rights reserved. Product data sheet Rev. 06 — 23 December 2009 11 of 21 NXP Semiconductors 74LVC2G74 Single D-type flip-flop with set and reset; positive edge trigger Measurement points are given in Table 10. VOL and VOH are typical output voltage levels that occur with the output load. Fig 9. The set (SD) and reset (RD) input to output (Q, Q) propagation delays, the set and reset pulse widths and the RD to CP recovery time mnb142 trec tPHL tPHL tW tPLH tPLH VM VM VM tW VM VM VI GND VI GND SD input VI GND RD input CP input VOH VOL Q output VOH VOL Q output trec |
|
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |