MPC8308VMADDA datasheet(61/88 Pages) FREESCALE

61 / 88 page

MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 0

Freescale Semiconductor

SPI

19.2

SPI AC Timing Specifications

Table 52 and provide the SPI input and output AC timing specifications.

Figure 49 provides the AC test load for the SPI.

Figure 49. SPI AC Test Load

Figure 50 through Figure 51 represent the AC timing from Table 52. Note that although the specifications

generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge

is the active edge.

Output high voltage

VOH

IOH = –8.0 mA

2.4

—

Output low voltage

VOL

IOL = 8.0 mA

—

0.5

Output low voltage

VOL

IOL = 3.2 mA

—

0.4

Table 52. SPI AC Timing Specifications 1

Characteristic

Symbol 2

Min

Max

Unit

SPI outputs valid—master mode (internal clock) delay

tNIKHOV

—6

SPI outputs hold—master mode (internal clock) delay

tNIKHOX

0.5

—

SPI outputs valid—slave mode (external clock) delay

tNEKHOV

8.5

SPI outputs hold—slave mode (external clock) delay

tNEKHOX

2—

SPI inputs—master mode (internal clock) input setup time

tNIIVKH

6—

SPI inputs—master mode (internal clock) input hold time

tNIIXKH

0—

SPI inputs—slave mode (external clock) input setup time

tNEIVKH

4—

SPI inputs—slave mode (external clock) input hold time

tNEIXKH

2—

Notes:

1. Output specifications are measured from the 50% level of the rising edge of SPICLK to the 50% level of the signal. Timings

are measured at the pin.

2. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for

inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tNIKHOX symbolizes the internal

timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).

Table 51. SPI DC Electrical Characteristics (continued)

Characteristic

Symbol

Condition

Min

Max

Unit

Output

Z0 = 50 Ω

NVDD/2

RL = 50 Ω

MPC8308VMADDA Arkusz danych(PDF) 61 Page - Freescale Semiconductor, Inc

MPC8308VMADDA Arkusz danych(HTML) 61 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Arkusz danych Pobierz

Link URL