| Zakładka z wyszukiwarką danych komponentów |
|
MC68HC705MC4MP Arkusz danych(PDF) 83 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MC68HC705MC4MP Arkusz danych(HTML) 83 Page - Freescale Semiconductor, Inc |
|
83 / 180 page ![]() 16-Bit Timer Timer General Release Specification 16-Bit Timer The timer registers and alternate counter registers can be read at any time without affecting their values. However, the alternate counter registers differ from the timer registers in one respect: a read of the timer register LSB can clear the timer overflow flag (TOF). Therefore, the alternate counter registers can be read at any time without the possibility of missing timer overflow interrupts due to clearing of the TOF. See Figure 9-4. The free-running counter is initialized to $FFFC during reset and is a read-only register. Figure 9-4. State Timing Diagram for Timer Overflow $FFFF $0001 $0002 $0000 INTERNAL TIMER T00 T01 T10 T11 OVERFLOW 16-BIT FLAG (TOF) BUS CLOCK CLOCKS COUNTER NOTE: The TOF bit is set at timer state T11 (transition of counter from $FFFF to $0000). It is cleared by read- ing the timer status register (TSR) during the high portion of the internal clock followed by reading the LSB of the counter register pair (TMRL). Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |