ADS58C48IPFPR datasheet(61/70 Pages) TI

61 / 70 page

CHx_D0

CHx_D1

CHx_D2

ADS58C48

CHx_D9

CHx_D10

CLKOUT

11Bit ADCData

D0_in

D1_in

D12_in

D13_in

D2_in

Flip-flops

Receiver(FPGA, ASICetc)

Clock_in

Useshorttracesbetween ADCoutput

andreceiverpins(1to2inches)

Useexternalclockbuffer

(>150MSPS)

Inputclock

ADS58C48

www.ti.com

SLAS689 – MAY 2010

Figure 65. Data Capture with CMOS Interface

CMOS Interface Power Dissipation

With CMOS outputs, the DRVDD current scales with the sampling frequency and the load capacitance on every

output pin. The maximum DRVDD current occurs when each output bit toggles between 0 and 1 every clock

cycle. In actual applications, this condition is unlikely to occur. The actual DRVDD current would be determined

by the average number of output bits switching, which is a function of the sampling frequency and the nature of

the analog input signal.

Digital current due to CMOS output switching = CL x DRVDD x (N x FAVG),

where CL = load capacitance, N x FAVG = average number of output bits switching.

Output Data Format

Two output data formats are supported – 2s complement and offset binary. They can be selected using the serial

interface register bit <DATA FORMAT CHx>.

In the event of an input voltage overdrive, the digital outputs go to the appropriate full scale level. For a positive

overdrive, the output code is 0x7FF in offset binary output format, and 0x3FF in 2s complement output format.

For a negative input overdrive, the output code is 0x0000 in offset binary output format and 0x400 in 2s

complement output format.

Submit Documentation Feedback

Product Folder Link(s) :ADS58C48

ADS58C48IPFPR Arkusz danych(PDF) 61 Page - Texas Instruments

ADS58C48IPFPR Arkusz danych(HTML) 61 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Arkusz danych Pobierz

Link URL